summaryrefslogtreecommitdiff
path: root/4_Bit_Synchronous_Up-Counter_By_Dr_Maheswari_R/README.txt
diff options
context:
space:
mode:
authorsashi202020-04-23 17:03:58 +0530
committersashi202020-04-23 17:03:58 +0530
commit4df2fcdb711f02b08dbc8cea88b39d64a79b17aa (patch)
tree239a6c0e0648d284abb7048811ed9c94dcb601f9 /4_Bit_Synchronous_Up-Counter_By_Dr_Maheswari_R/README.txt
downloadeSim-Circuit-Simulations-4df2fcdb711f02b08dbc8cea88b39d64a79b17aa.tar.gz
eSim-Circuit-Simulations-4df2fcdb711f02b08dbc8cea88b39d64a79b17aa.tar.bz2
eSim-Circuit-Simulations-4df2fcdb711f02b08dbc8cea88b39d64a79b17aa.zip
first commit
Diffstat (limited to '4_Bit_Synchronous_Up-Counter_By_Dr_Maheswari_R/README.txt')
-rwxr-xr-x4_Bit_Synchronous_Up-Counter_By_Dr_Maheswari_R/README.txt8
1 files changed, 8 insertions, 0 deletions
diff --git a/4_Bit_Synchronous_Up-Counter_By_Dr_Maheswari_R/README.txt b/4_Bit_Synchronous_Up-Counter_By_Dr_Maheswari_R/README.txt
new file mode 100755
index 0000000..67fd702
--- /dev/null
+++ b/4_Bit_Synchronous_Up-Counter_By_Dr_Maheswari_R/README.txt
@@ -0,0 +1,8 @@
+About the Circuit Simulation
+
+Title Of The Circuit Simulation Project: 4 Bit Synchronous Up-Counter
+Proposar Name: Dr Maheswari R
+University: Vit Chennai
+
+
+eSim Circuit Simulation Project By FOSSEE, IIT Bombay