diff options
| author | Akshay NH | 2018-06-28 19:22:03 +0530 |
|---|---|---|
| committer | Akshay NH | 2018-06-28 19:22:03 +0530 |
| commit | d1edc2c0c9b8d823892b94482e01451e82c3eec1 (patch) | |
| tree | 9fb54dfd93a975be8b2a8cb29b21eb5639ac29ef /analog circuits/BJT_frequency_response | |
| download | eSIm-Kicad-Simulations-d1edc2c0c9b8d823892b94482e01451e82c3eec1.tar.gz eSIm-Kicad-Simulations-d1edc2c0c9b8d823892b94482e01451e82c3eec1.tar.bz2 eSIm-Kicad-Simulations-d1edc2c0c9b8d823892b94482e01451e82c3eec1.zip | |
adding kicad analog and digital circuits
Diffstat (limited to 'analog circuits/BJT_frequency_response')
6 files changed, 644 insertions, 0 deletions
diff --git a/analog circuits/BJT_frequency_response/BJT_frequency_response-cache.lib b/analog circuits/BJT_frequency_response/BJT_frequency_response-cache.lib new file mode 100644 index 0000000..e2fbd07 --- /dev/null +++ b/analog circuits/BJT_frequency_response/BJT_frequency_response-cache.lib @@ -0,0 +1,93 @@ +EESchema-LIBRARY Version 2.4 +#encoding utf-8 +# +# Device:C +# +DEF Device:C C 0 10 N Y 1 F N +F0 "C" 25 100 50 H V L CNN +F1 "Device:C" 25 -100 50 H V L CNN +F2 "" 38 -150 50 H I C CNN +F3 "" 0 0 50 H I C CNN +$FPLIST + C_* +$ENDFPLIST +DRAW +P 2 0 1 20 -80 -30 80 -30 N +P 2 0 1 20 -80 30 80 30 N +X ~ 1 0 150 110 D 50 50 1 1 P +X ~ 2 0 -150 110 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +# Device:R +# +DEF Device:R R 0 0 N Y 1 F N +F0 "R" 80 0 50 V V C CNN +F1 "Device:R" 0 0 50 V V C CNN +F2 "" -70 0 50 V I C CNN +F3 "" 0 0 50 H I C CNN +$FPLIST + R_* +$ENDFPLIST +DRAW +S -40 -100 40 100 0 1 10 N +X ~ 1 0 150 50 D 50 50 1 1 P +X ~ 2 0 -150 50 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +# Transistor_BJT:BC547 +# +DEF Transistor_BJT:BC547 Q 0 0 Y N 1 F N +F0 "Q" 200 75 50 H V L CNN +F1 "Transistor_BJT:BC547" 200 0 50 H V L CNN +F2 "Package_TO_SOT_THT:TO-92_Inline" 200 -75 50 H I L CIN +F3 "" 0 0 50 H I L CNN +ALIAS BC546 BC548 BC549 BC550 BC337 BC338 +$FPLIST + TO?92* +$ENDFPLIST +DRAW +C 50 0 111 0 1 10 N +P 2 0 1 0 0 0 25 0 N +P 2 0 1 0 25 25 100 100 N +P 3 0 1 0 25 -25 100 -100 100 -100 N +P 3 0 1 20 25 75 25 -75 25 -75 N +P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F +X C 1 100 200 100 D 50 50 1 1 P +X B 2 -200 0 200 R 50 50 1 1 I +X E 3 100 -200 100 U 50 50 1 1 P +ENDDRAW +ENDDEF +# +# power:GND +# +DEF power:GND #PWR 0 0 Y Y 1 F P +F0 "#PWR" 0 -250 50 H I C CNN +F1 "power:GND" 0 -150 50 H V C CNN +F2 "" 0 0 50 H I C CNN +F3 "" 0 0 50 H I C CNN +DRAW +P 6 0 1 0 0 0 0 -50 50 -50 0 -100 -50 -50 0 -50 N +X GND 1 0 0 0 D 50 50 1 1 W N +ENDDRAW +ENDDEF +# +# pspice:VSOURCE +# +DEF pspice:VSOURCE V 0 40 Y Y 1 F N +F0 "V" -250 300 50 H V C CNN +F1 "pspice:VSOURCE" 0 0 50 H V C CNN +F2 "" 0 0 50 H I C CNN +F3 "" 0 0 50 H I C CNN +DRAW +C 0 0 200 0 1 0 N +T 0 -320 -10 50 0 0 1 V Normal 0 C C +P 2 0 1 0 -250 -250 -250 150 F +P 3 0 1 0 -300 150 -250 250 -200 150 F +X E1 1 0 300 100 D 50 50 1 1 I +X E2 2 0 -300 100 U 50 50 1 1 I +ENDDRAW +ENDDEF +# +#End Library diff --git a/analog circuits/BJT_frequency_response/BJT_frequency_response.bak b/analog circuits/BJT_frequency_response/BJT_frequency_response.bak new file mode 100644 index 0000000..4c4473d --- /dev/null +++ b/analog circuits/BJT_frequency_response/BJT_frequency_response.bak @@ -0,0 +1,244 @@ +EESchema Schematic File Version 4
+LIBS:BJT_frequency_response-cache
+EELAYER 26 0
+EELAYER END
+$Descr A4 11693 8268
+encoding utf-8
+Sheet 1 1
+Title ""
+Date ""
+Rev ""
+Comp ""
+Comment1 ""
+Comment2 ""
+Comment3 ""
+Comment4 ""
+$EndDescr
+$Comp
+L Device:R R1
+U 1 1 5B177754
+P 4350 3300
+F 0 "R1" V 4143 3300 50 0000 C CNN
+F 1 "50" V 4234 3300 50 0000 C CNN
+F 2 "" V 4280 3300 50 0001 C CNN
+F 3 "~" H 4350 3300 50 0001 C CNN
+ 1 4350 3300
+ 0 1 1 0
+$EndComp
+$Comp
+L Device:C C1
+U 1 1 5B177825
+P 5050 3300
+F 0 "C1" V 4798 3300 50 0000 C CNN
+F 1 "40u" V 4889 3300 50 0000 C CNN
+F 2 "" H 5088 3150 50 0001 C CNN
+F 3 "~" H 5050 3300 50 0001 C CNN
+ 1 5050 3300
+ 0 1 1 0
+$EndComp
+$Comp
+L Device:R R2
+U 1 1 5B17791D
+P 5550 2400
+F 0 "R2" H 5480 2354 50 0000 R CNN
+F 1 "200k" H 5480 2445 50 0000 R CNN
+F 2 "" V 5480 2400 50 0001 C CNN
+F 3 "~" H 5550 2400 50 0001 C CNN
+ 1 5550 2400
+ -1 0 0 1
+$EndComp
+$Comp
+L Device:R R3
+U 1 1 5B17799C
+P 5550 4200
+F 0 "R3" H 5480 4154 50 0000 R CNN
+F 1 "50k" H 5480 4245 50 0000 R CNN
+F 2 "" V 5480 4200 50 0001 C CNN
+F 3 "~" H 5550 4200 50 0001 C CNN
+ 1 5550 4200
+ -1 0 0 1
+$EndComp
+$Comp
+L Device:R R5
+U 1 1 5B1779FE
+P 7100 2350
+F 0 "R5" H 7030 2304 50 0000 R CNN
+F 1 "2k" H 7030 2395 50 0000 R CNN
+F 2 "" V 7030 2350 50 0001 C CNN
+F 3 "~" H 7100 2350 50 0001 C CNN
+ 1 7100 2350
+ -1 0 0 1
+$EndComp
+$Comp
+L Device:C C3
+U 1 1 5B177A4A
+P 7900 2700
+F 0 "C3" V 7648 2700 50 0000 C CNN
+F 1 "10p" V 7739 2700 50 0000 C CNN
+F 2 "" H 7938 2550 50 0001 C CNN
+F 3 "~" H 7900 2700 50 0001 C CNN
+ 1 7900 2700
+ 0 1 1 0
+$EndComp
+$Comp
+L Device:R R4
+U 1 1 5B177ADF
+P 6250 4200
+F 0 "R4" H 6180 4154 50 0000 R CNN
+F 1 "1.5k" H 6180 4245 50 0000 R CNN
+F 2 "" V 6180 4200 50 0001 C CNN
+F 3 "~" H 6250 4200 50 0001 C CNN
+ 1 6250 4200
+ -1 0 0 1
+$EndComp
+$Comp
+L Device:C C2
+U 1 1 5B177B19
+P 6800 4200
+F 0 "C2" H 6685 4154 50 0000 R CNN
+F 1 "100u" H 6685 4245 50 0000 R CNN
+F 2 "" H 6838 4050 50 0001 C CNN
+F 3 "~" H 6800 4200 50 0001 C CNN
+ 1 6800 4200
+ -1 0 0 1
+$EndComp
+$Comp
+L Device:R R6
+U 1 1 5B177BA9
+P 8450 4200
+F 0 "R6" H 8380 4154 50 0000 R CNN
+F 1 "1k" H 8380 4245 50 0000 R CNN
+F 2 "" V 8380 4200 50 0001 C CNN
+F 3 "~" H 8450 4200 50 0001 C CNN
+ 1 8450 4200
+ -1 0 0 1
+$EndComp
+Wire Wire Line
+ 4500 3300 4900 3300
+Wire Wire Line
+ 5200 3300 5950 3300
+Wire Wire Line
+ 5550 4050 5550 2550
+Wire Wire Line
+ 6250 3500 6250 3750
+Wire Wire Line
+ 6800 4050 6800 3750
+Wire Wire Line
+ 6800 3750 6250 3750
+Connection ~ 6250 3750
+Wire Wire Line
+ 6250 3750 6250 4050
+Wire Wire Line
+ 8450 4700 8450 4350
+Wire Wire Line
+ 5550 2250 5550 1750
+Wire Wire Line
+ 5550 1750 7100 1750
+Wire Wire Line
+ 6250 3100 6250 2700
+Wire Wire Line
+ 6250 2700 7100 2700
+Wire Wire Line
+ 8050 2700 8450 2700
+Wire Wire Line
+ 8450 2700 8450 4050
+Wire Wire Line
+ 6250 4350 6250 4700
+Connection ~ 6250 4700
+Wire Wire Line
+ 6250 4700 6800 4700
+Wire Wire Line
+ 5550 4350 5550 4700
+Connection ~ 5550 4700
+Wire Wire Line
+ 5550 4700 5850 4700
+Wire Wire Line
+ 6800 4350 6800 4700
+Connection ~ 6800 4700
+Wire Wire Line
+ 7100 2200 7100 1750
+Connection ~ 7100 1750
+Wire Wire Line
+ 7100 1750 9550 1750
+Wire Wire Line
+ 7100 2500 7100 2700
+Connection ~ 7100 2700
+Wire Wire Line
+ 7100 2700 7750 2700
+$Comp
+L Transistor_BJT:BC547 Q1
+U 1 1 5B23F52D
+P 6150 3300
+F 0 "Q1" H 6341 3346 50 0000 L CNN
+F 1 "BC547" H 6341 3255 50 0000 L CNN
+F 2 "Package_TO_SOT_THT:TO-92_Inline" H 6350 3225 50 0001 L CIN
+F 3 "http://www.fairchildsemi.com/ds/BC/BC547.pdf" H 6150 3300 50 0001 L CNN
+F 4 "V" H 6150 3300 50 0001 C CNN "Spice_Primitive"
+F 5 "Y" H 6150 3300 50 0001 C CNN "Spice_Netlist_Enabled"
+ 1 6150 3300
+ 1 0 0 -1
+$EndComp
+Connection ~ 8450 4700
+Wire Wire Line
+ 6800 4700 8450 4700
+$Comp
+L power:GND #PWR0101
+U 1 1 5B23FDC0
+P 5850 4900
+F 0 "#PWR0101" H 5850 4650 50 0001 C CNN
+F 1 "GND" H 5855 4727 50 0000 C CNN
+F 2 "" H 5850 4900 50 0001 C CNN
+F 3 "" H 5850 4900 50 0001 C CNN
+ 1 5850 4900
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 5850 4900 5850 4700
+Connection ~ 5850 4700
+Wire Wire Line
+ 5850 4700 6250 4700
+$Comp
+L pspice:VSOURCE V1
+U 1 1 5B242617
+P 3150 4000
+F 0 "V1" H 3378 4046 50 0000 L CNN
+F 1 "VSOURCE" H 3378 3955 50 0000 L CNN
+F 2 "" H 3150 4000 50 0001 C CNN
+F 3 "" H 3150 4000 50 0001 C CNN
+F 4 "V" H 3150 4000 50 0001 C CNN "Spice_Primitive"
+F 5 "ac 500m" H 3150 4000 50 0001 C CNN "Spice_Model"
+F 6 "Y" H 3150 4000 50 0001 C CNN "Spice_Netlist_Enabled"
+ 1 3150 4000
+ 1 0 0 -1
+$EndComp
+$Comp
+L pspice:VSOURCE V2
+U 1 1 5B242699
+P 9500 3400
+F 0 "V2" H 9728 3446 50 0000 L CNN
+F 1 "VSOURCE" H 9728 3355 50 0000 L CNN
+F 2 "" H 9500 3400 50 0001 C CNN
+F 3 "" H 9500 3400 50 0001 C CNN
+F 4 "V" H 9500 3400 50 0001 C CNN "Spice_Primitive"
+F 5 "dc 10" H 9500 3400 50 0001 C CNN "Spice_Model"
+F 6 "Y" H 9500 3400 50 0001 C CNN "Spice_Netlist_Enabled"
+ 1 9500 3400
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 9550 1750 9550 3100
+Wire Wire Line
+ 9550 3100 9500 3100
+Wire Wire Line
+ 9500 3700 9500 4700
+Wire Wire Line
+ 8450 4700 9500 4700
+Wire Wire Line
+ 3150 3700 3150 3300
+Wire Wire Line
+ 3150 3300 4200 3300
+Wire Wire Line
+ 3150 4700 5550 4700
+Wire Wire Line
+ 3150 4300 3150 4700
+$EndSCHEMATC
diff --git a/analog circuits/BJT_frequency_response/BJT_frequency_response.cir b/analog circuits/BJT_frequency_response/BJT_frequency_response.cir new file mode 100644 index 0000000..3e9e3a6 --- /dev/null +++ b/analog circuits/BJT_frequency_response/BJT_frequency_response.cir @@ -0,0 +1,16 @@ +.title KiCad schematic +.include "/home/akshay/Desktop/analog circuits/libs/fzt1049a.lib" +R1 Net-_C1-Pad2_ Net-_R1-Pad2_ 50 +C1 Net-_C1-Pad1_ Net-_C1-Pad2_ 40u +R2 Net-_R2-Pad1_ Net-_R2-Pad2_ 200k +R3 GND Net-_R2-Pad1_ 50k +R5 Net-_C3-Pad2_ Net-_R2-Pad2_ 2k +C3 out Net-_C3-Pad2_ 10p +R4 GND Net-_C2-Pad2_ 1.5k +C2 GND Net-_C2-Pad2_ 100u +R6 GND out 1k +Q1 Net-_C3-Pad2_ Net-_C1-Pad1_ Net-_C2-Pad2_ FZT1049A +V1 Net-_R1-Pad2_ GND ac 500m +V2 Net-_R2-Pad2_ GND dc 10 +.ac dec 10 1 1000meg +.end diff --git a/analog circuits/BJT_frequency_response/BJT_frequency_response.kicad_pcb b/analog circuits/BJT_frequency_response/BJT_frequency_response.kicad_pcb new file mode 100644 index 0000000..02c8ecb --- /dev/null +++ b/analog circuits/BJT_frequency_response/BJT_frequency_response.kicad_pcb @@ -0,0 +1 @@ +(kicad_pcb (version 4) (host kicad "dummy file") ) diff --git a/analog circuits/BJT_frequency_response/BJT_frequency_response.pro b/analog circuits/BJT_frequency_response/BJT_frequency_response.pro new file mode 100644 index 0000000..152769c --- /dev/null +++ b/analog circuits/BJT_frequency_response/BJT_frequency_response.pro @@ -0,0 +1,33 @@ +update=22/05/2015 07:44:53 +version=1 +last_client=kicad +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] diff --git a/analog circuits/BJT_frequency_response/BJT_frequency_response.sch b/analog circuits/BJT_frequency_response/BJT_frequency_response.sch new file mode 100644 index 0000000..f1abd15 --- /dev/null +++ b/analog circuits/BJT_frequency_response/BJT_frequency_response.sch @@ -0,0 +1,257 @@ +EESchema Schematic File Version 4 +LIBS:BJT_frequency_response-cache +EELAYER 26 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L Device:R R1 +U 1 1 5B177754 +P 4350 3300 +F 0 "R1" V 4143 3300 50 0000 C CNN +F 1 "50" V 4234 3300 50 0000 C CNN +F 2 "" V 4280 3300 50 0001 C CNN +F 3 "~" H 4350 3300 50 0001 C CNN + 1 4350 3300 + 0 1 1 0 +$EndComp +$Comp +L Device:C C1 +U 1 1 5B177825 +P 5050 3300 +F 0 "C1" V 4798 3300 50 0000 C CNN +F 1 "40u" V 4889 3300 50 0000 C CNN +F 2 "" H 5088 3150 50 0001 C CNN +F 3 "~" H 5050 3300 50 0001 C CNN + 1 5050 3300 + 0 1 1 0 +$EndComp +$Comp +L Device:R R2 +U 1 1 5B17791D +P 5550 2400 +F 0 "R2" H 5480 2354 50 0000 R CNN +F 1 "200k" H 5480 2445 50 0000 R CNN +F 2 "" V 5480 2400 50 0001 C CNN +F 3 "~" H 5550 2400 50 0001 C CNN + 1 5550 2400 + -1 0 0 1 +$EndComp +$Comp +L Device:R R3 +U 1 1 5B17799C +P 5550 4200 +F 0 "R3" H 5480 4154 50 0000 R CNN +F 1 "50k" H 5480 4245 50 0000 R CNN +F 2 "" V 5480 4200 50 0001 C CNN +F 3 "~" H 5550 4200 50 0001 C CNN + 1 5550 4200 + -1 0 0 1 +$EndComp +$Comp +L Device:R R5 +U 1 1 5B1779FE +P 7100 2350 +F 0 "R5" H 7030 2304 50 0000 R CNN +F 1 "2k" H 7030 2395 50 0000 R CNN +F 2 "" V 7030 2350 50 0001 C CNN +F 3 "~" H 7100 2350 50 0001 C CNN + 1 7100 2350 + -1 0 0 1 +$EndComp +$Comp +L Device:C C3 +U 1 1 5B177A4A +P 7900 2700 +F 0 "C3" V 7648 2700 50 0000 C CNN +F 1 "10p" V 7739 2700 50 0000 C CNN +F 2 "" H 7938 2550 50 0001 C CNN +F 3 "~" H 7900 2700 50 0001 C CNN + 1 7900 2700 + 0 1 1 0 +$EndComp +$Comp +L Device:R R4 +U 1 1 5B177ADF +P 6250 4200 +F 0 "R4" H 6180 4154 50 0000 R CNN +F 1 "1.5k" H 6180 4245 50 0000 R CNN +F 2 "" V 6180 4200 50 0001 C CNN +F 3 "~" H 6250 4200 50 0001 C CNN + 1 6250 4200 + -1 0 0 1 +$EndComp +$Comp +L Device:C C2 +U 1 1 5B177B19 +P 6800 4200 +F 0 "C2" H 6685 4154 50 0000 R CNN +F 1 "100u" H 6685 4245 50 0000 R CNN +F 2 "" H 6838 4050 50 0001 C CNN +F 3 "~" H 6800 4200 50 0001 C CNN + 1 6800 4200 + -1 0 0 1 +$EndComp +$Comp +L Device:R R6 +U 1 1 5B177BA9 +P 8450 4200 +F 0 "R6" H 8380 4154 50 0000 R CNN +F 1 "1k" H 8380 4245 50 0000 R CNN +F 2 "" V 8380 4200 50 0001 C CNN +F 3 "~" H 8450 4200 50 0001 C CNN + 1 8450 4200 + -1 0 0 1 +$EndComp +Wire Wire Line + 4500 3300 4900 3300 +Wire Wire Line + 5200 3300 5950 3300 +Wire Wire Line + 5550 4050 5550 2550 +Wire Wire Line + 6250 3500 6250 3750 +Wire Wire Line + 6800 4050 6800 3750 +Wire Wire Line + 6800 3750 6250 3750 +Connection ~ 6250 3750 +Wire Wire Line + 6250 3750 6250 4050 +Wire Wire Line + 8450 4700 8450 4350 +Wire Wire Line + 5550 2250 5550 1750 +Wire Wire Line + 5550 1750 7100 1750 +Wire Wire Line + 6250 3100 6250 2700 +Wire Wire Line + 6250 2700 7100 2700 +Wire Wire Line + 8050 2700 8350 2700 +Wire Wire Line + 8450 2700 8450 4050 +Wire Wire Line + 6250 4350 6250 4700 +Connection ~ 6250 4700 +Wire Wire Line + 6250 4700 6800 4700 +Wire Wire Line + 5550 4350 5550 4700 +Connection ~ 5550 4700 +Wire Wire Line + 5550 4700 5850 4700 +Wire Wire Line + 6800 4350 6800 4700 +Connection ~ 6800 4700 +Wire Wire Line + 7100 2200 7100 1750 +Connection ~ 7100 1750 +Wire Wire Line + 7100 1750 9550 1750 +Wire Wire Line + 7100 2500 7100 2700 +Connection ~ 7100 2700 +Wire Wire Line + 7100 2700 7750 2700 +$Comp +L Transistor_BJT:BC547 Q1 +U 1 1 5B23F52D +P 6150 3300 +F 0 "Q1" H 6350 3375 50 0000 L CNN +F 1 "BC547" H 6350 3300 50 0000 L CNN +F 2 "Package_TO_SOT_THT:TO-92_Inline" H 6350 3225 50 0001 L CIN +F 3 "http://www.fairchildsemi.com/ds/BC/BC547.pdf" H 6150 3300 50 0001 L CNN +F 4 "Q" H 6150 3300 50 0001 C CNN "Spice_Primitive" +F 5 "Y" H 6150 3300 50 0001 C CNN "Spice_Netlist_Enabled" +F 6 "FZT1049A" H 6150 3300 50 0001 C CNN "Spice_Model" +F 7 "/home/akshay/Desktop/analog circuits/libs/fzt1049a.lib" H 6150 3300 50 0001 C CNN "Spice_Lib_File" + 1 6150 3300 + 1 0 0 -1 +$EndComp +Connection ~ 8450 4700 +Wire Wire Line + 6800 4700 8450 4700 +$Comp +L power:GND #PWR0101 +U 1 1 5B23FDC0 +P 5850 4900 +F 0 "#PWR0101" H 5850 4650 50 0001 C CNN +F 1 "GND" H 5855 4727 50 0000 C CNN +F 2 "" H 5850 4900 50 0001 C CNN +F 3 "" H 5850 4900 50 0001 C CNN + 1 5850 4900 + 1 0 0 -1 +$EndComp +Wire Wire Line + 5850 4900 5850 4700 +Connection ~ 5850 4700 +Wire Wire Line + 5850 4700 6250 4700 +$Comp +L pspice:VSOURCE V1 +U 1 1 5B242617 +P 3150 4000 +F 0 "V1" H 3378 4046 50 0000 L CNN +F 1 "VSOURCE" H 3378 3955 50 0000 L CNN +F 2 "" H 3150 4000 50 0001 C CNN +F 3 "" H 3150 4000 50 0001 C CNN +F 4 "V" H 3150 4000 50 0001 C CNN "Spice_Primitive" +F 5 "ac 500m" H 3150 4000 50 0001 C CNN "Spice_Model" +F 6 "Y" H 3150 4000 50 0001 C CNN "Spice_Netlist_Enabled" + 1 3150 4000 + 1 0 0 -1 +$EndComp +$Comp +L pspice:VSOURCE V2 +U 1 1 5B242699 +P 9500 3400 +F 0 "V2" H 9728 3446 50 0000 L CNN +F 1 "VSOURCE" H 9728 3355 50 0000 L CNN +F 2 "" H 9500 3400 50 0001 C CNN +F 3 "" H 9500 3400 50 0001 C CNN +F 4 "V" H 9500 3400 50 0001 C CNN "Spice_Primitive" +F 5 "dc 10" H 9500 3400 50 0001 C CNN "Spice_Model" +F 6 "Y" H 9500 3400 50 0001 C CNN "Spice_Netlist_Enabled" + 1 9500 3400 + 1 0 0 -1 +$EndComp +Wire Wire Line + 9550 1750 9550 3100 +Wire Wire Line + 9550 3100 9500 3100 +Wire Wire Line + 9500 3700 9500 4700 +Wire Wire Line + 8450 4700 9500 4700 +Wire Wire Line + 3150 3700 3150 3300 +Wire Wire Line + 3150 3300 4200 3300 +Wire Wire Line + 3150 4700 5550 4700 +Wire Wire Line + 3150 4300 3150 4700 +Text Notes 7700 5650 0 50 ~ 0 +.ac dec 10 1 1000meg +Text GLabel 8100 2150 0 50 Output ~ 0 +out +Wire Wire Line + 8100 2150 8350 2150 +Wire Wire Line + 8350 2150 8350 2700 +Connection ~ 8350 2700 +Wire Wire Line + 8350 2700 8450 2700 +$EndSCHEMATC |