summaryrefslogtreecommitdiff
path: root/ngSpice-netlist-example/HalfAdder.cir.out
diff options
context:
space:
mode:
authorfahimkhan2016-08-24 15:33:26 +0530
committerfahimkhan2016-08-24 15:33:26 +0530
commitc634e048b6192d18eb3badda9c4c0c219dcc4ffb (patch)
treed63f1a1a242531449c4e071b944ce9c94ace356a /ngSpice-netlist-example/HalfAdder.cir.out
parentff95c8d76ed5a492fd3911fd86484cd82849ee26 (diff)
downloadOnline-NgSpice-Simulator-c634e048b6192d18eb3badda9c4c0c219dcc4ffb.tar.gz
Online-NgSpice-Simulator-c634e048b6192d18eb3badda9c4c0c219dcc4ffb.tar.bz2
Online-NgSpice-Simulator-c634e048b6192d18eb3badda9c4c0c219dcc4ffb.zip
Added Ngspice Netlist Example
Diffstat (limited to 'ngSpice-netlist-example/HalfAdder.cir.out')
-rw-r--r--ngSpice-netlist-example/HalfAdder.cir.out47
1 files changed, 47 insertions, 0 deletions
diff --git a/ngSpice-netlist-example/HalfAdder.cir.out b/ngSpice-netlist-example/HalfAdder.cir.out
new file mode 100644
index 0000000..95d831c
--- /dev/null
+++ b/ngSpice-netlist-example/HalfAdder.cir.out
@@ -0,0 +1,47 @@
+
+* Author: FOSSEE
+* Date:
+
+.subckt half_adder 1 4 3 2
+* eeschema netlist version 1.1 (spice format) creation date: wed jun 24 11:31:48 2015
+* u2 1 4 3 d_xor
+* u3 1 4 2 d_and
+a1 [1 4 ] 3 u2
+a2 [1 4 ] 2 u3
+* Schematic Name: d_xor, NgSpice Name: d_xor
+.model u2 d_xor(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u3 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
+* Control Statements
+
+.ends half_adder
+x1 net-_u1-pad3_ net-_u1-pad4_ net-_u2-pad1_ net-_u2-pad2_ half_adder
+* u1 in1 in2 net-_u1-pad3_ net-_u1-pad4_ adc_bridge_2
+* u2 net-_u2-pad1_ net-_u2-pad2_ sum cout dac_bridge_2
+v1 in1 gnd dc 5
+v2 in2 gnd dc 0
+r1 sum gnd 1k
+r2 cout gnd 1k
+* u3 in1 plot_v1
+* u4 in2 plot_v1
+* u5 sum plot_v1
+* u6 cout plot_v1
+a1 [in1 in2 ] [net-_u1-pad3_ net-_u1-pad4_ ] u1
+a2 [net-_u2-pad1_ net-_u2-pad2_ ] [sum cout ] u2
+* Schematic Name: adc_bridge_2, NgSpice Name: adc_bridge
+.model u1 adc_bridge(fall_delay=1.0e-9 in_high=2.0 rise_delay=1.0e-9 in_low=1.0 )
+* Schematic Name: dac_bridge_2, NgSpice Name: dac_bridge
+.model u2 dac_bridge(out_undef=0.5 out_low=0.0 out_high=5.0 t_rise=1.0e-9 t_fall=1.0e-9 input_load=1.0e-12 )
+.tran 10e-03 100e-03 0e-03
+
+* Control Statements
+.control
+run
+print allv > plot_data_v.txt
+print alli > plot_data_i.txt
+plot v(in1)
+plot v(in2)
+plot v(sum)
+plot v(cout)
+.endc
+.end \ No newline at end of file