analysis « example_3.14 « chapter_3 « sedra_smith « Examples « OSCAD - FreeEDA/.git - Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)

summary refs log tree commit diff

path: root/OSCAD/Examples/sedra_smith/chapter_3/example_3.14/analysis

blob: 629579934b57647edefead233a8d0eba5d516789 (plain)

1	`.tran 5e-00 100e-00 0e-00`