index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
sedra_smith
/
chapter_3
/
example3.4
/
analysis
blob: 73c8f09e8d5952a52bd8fed1171dab4887e99e47 (
plain
)
1
.dc v1 0e-00 4e-00 5e-03
