summaryrefslogtreecommitdiff
path: root/OSCAD/Examples/sedra_smith/chapter_5/example_5.9
diff options
context:
space:
mode:
Diffstat (limited to 'OSCAD/Examples/sedra_smith/chapter_5/example_5.9')
-rw-r--r--OSCAD/Examples/sedra_smith/chapter_5/example_5.9/analysis1
-rw-r--r--OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.cir24
-rw-r--r--OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.cir.ckt27
-rw-r--r--OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.cir.out32
-rw-r--r--OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.pro74
-rw-r--r--OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.proj1
-rw-r--r--OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.sch324
-rw-r--r--OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.bak208
-rw-r--r--OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.cir15
-rw-r--r--OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.cir.ckt9
-rw-r--r--OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.cir.out9
-rw-r--r--OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.pro82
-rw-r--r--OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.sch219
-rw-r--r--OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.sub11
14 files changed, 0 insertions, 1036 deletions
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/analysis b/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/analysis
deleted file mode 100644
index 48302a3..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/analysis
+++ /dev/null
@@ -1 +0,0 @@
-.tran 2e-03 4e-03 0e-00
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.cir b/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.cir
deleted file mode 100644
index d30b232..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.cir
+++ /dev/null
@@ -1,24 +0,0 @@
-* EESchema Netlist Version 1.1 (Spice format) creation date: Thursday 18 April 2013 10:53:39 AM IST
-
-* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
-* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
-
-*Sheet Name:/
-v1 4 0 PULSE
-v2 11 0 10V
-U3 8 3 VPLOT8_1
-R5 13 3 10000
-R4 0 13 10000
-R3 1 11 10000
-U5 8 2 IPLOT
-Q2 1 1 2 NPN
-X2 1 13 3 UA741
-U4 10 8 IPLOT
-Q1 10 0 9 NPN
-U1 6 7 IPLOT
-U2 7 9 IPLOT
-R2 8 5 10000
-R1 6 4 1000
-X1 7 0 5 UA741
-
-.end
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.cir.ckt b/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.cir.ckt
deleted file mode 100644
index 0decb7c..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.cir.ckt
+++ /dev/null
@@ -1,27 +0,0 @@
-* eeschema netlist version 1.1 (spice format) creation date: thursday 18 april 2013 10:53:39 am ist
-.include ua741.sub
-
-v1 4 0 pulse(0 1 0.002 0.004)
-v2 11 0 10v
-* Plotting option vplot8_1
-r5 13 3 10000
-r4 0 13 10000
-r3 1 11 10000
-V_u5 8 2 0
-q2 2 1 1 npn
-x2 1 13 3 ua741
-V_u4 10 8 0
-q1 10 0 9 npn
-V_u1 6 7 0
-V_u2 7 9 0
-r2 8 5 10000
-r1 6 4 1000
-x1 7 0 5 ua741
-
-.tran 2e-03 4e-03 0e-00
-.plot v(8) v(3)
-.plot i(V_u5)
-.plot i(V_u4)
-.plot i(V_u1)
-.plot i(V_u2)
-.end
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.cir.out b/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.cir.out
deleted file mode 100644
index f4b917f..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.cir.out
+++ /dev/null
@@ -1,32 +0,0 @@
-* eeschema netlist version 1.1 (spice format) creation date: thursday 18 april 2013 10:53:39 am ist
-.include ua741.sub
-
-v1 4 0 pulse(0 1 0.002 0.004)
-v2 11 0 10v
-* Plotting option vplot8_1
-r5 13 3 10000
-r4 0 13 10000
-r3 1 11 10000
-V_u5 8 2 0
-q2 2 1 1 npn
-x2 1 13 3 ua741
-V_u4 10 8 0
-q1 10 0 9 npn
-V_u1 6 7 0
-V_u2 7 9 0
-r2 8 5 10000
-r1 6 4 1000
-x1 7 0 5 ua741
-
-.tran 2e-03 4e-03 0e-00
-
-* Control Statements
-.control
-run
-plot v(8) v(3)
-plot i(V_u5)
-plot i(V_u4)
-plot i(V_u1)
-plot i(V_u2)
-.endc
-.end
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.pro b/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.pro
deleted file mode 100644
index 6a09490..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.pro
+++ /dev/null
@@ -1,74 +0,0 @@
-update=Thursday 18 April 2013 10:31:10 AM IST
-last_client=eeschema
-[eeschema]
-version=1
-LibDir=
-NetFmt=1
-HPGLSpd=20
-HPGLDm=15
-HPGLNum=1
-offX_A4=0
-offY_A4=0
-offX_A3=0
-offY_A3=0
-offX_A2=0
-offY_A2=0
-offX_A1=0
-offY_A1=0
-offX_A0=0
-offY_A0=0
-offX_A=0
-offY_A=0
-offX_B=0
-offY_B=0
-offX_C=0
-offY_C=0
-offX_D=0
-offY_D=0
-offX_E=0
-offY_E=0
-RptD_X=0
-RptD_Y=100
-RptLab=1
-LabSize=60
-[eeschema/libraries]
-LibName1=power
-LibName2=device
-LibName3=transistors
-LibName4=conn
-LibName5=linear
-LibName6=regul
-LibName7=74xx
-LibName8=cmos4000
-LibName9=adc-dac
-LibName10=memory
-LibName11=xilinx
-LibName12=special
-LibName13=microcontrollers
-LibName14=dsp
-LibName15=microchip
-LibName16=analog_switches
-LibName17=motorola
-LibName18=texas
-LibName19=intel
-LibName20=audio
-LibName21=interface
-LibName22=digital-audio
-LibName23=philips
-LibName24=display
-LibName25=cypress
-LibName26=siliconi
-LibName27=opto
-LibName28=atmel
-LibName29=contrib
-LibName30=valves
-LibName31=/home/holy/OSCAD/library/analogSpice
-LibName32=/home/holy/OSCAD/library/analogXSpice
-LibName33=/home/holy/OSCAD/library/convergenceAidSpice
-LibName34=/home/holy/OSCAD/library/converterSpice
-LibName35=/home/holy/OSCAD/library/digitalSpice
-LibName36=/home/holy/OSCAD/library/digitalXSpice
-LibName37=/home/holy/OSCAD/library/linearSpice
-LibName38=/home/holy/OSCAD/library/measurementSpice
-LibName39=/home/holy/OSCAD/library/portSpice
-LibName40=/home/holy/OSCAD/library/sourcesSpice
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.proj b/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.proj
deleted file mode 100644
index da8b8d1..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.proj
+++ /dev/null
@@ -1 +0,0 @@
-schematicFile example_5.9.sch
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.sch b/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.sch
deleted file mode 100644
index 481506c..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/example_5.9.sch
+++ /dev/null
@@ -1,324 +0,0 @@
-EESchema Schematic File Version 2 date Thursday 18 April 2013 10:52:19 AM IST
-LIBS:power
-LIBS:device
-LIBS:transistors
-LIBS:conn
-LIBS:linear
-LIBS:regul
-LIBS:74xx
-LIBS:cmos4000
-LIBS:adc-dac
-LIBS:memory
-LIBS:xilinx
-LIBS:special
-LIBS:microcontrollers
-LIBS:dsp
-LIBS:microchip
-LIBS:analog_switches
-LIBS:motorola
-LIBS:texas
-LIBS:intel
-LIBS:audio
-LIBS:interface
-LIBS:digital-audio
-LIBS:philips
-LIBS:display
-LIBS:cypress
-LIBS:siliconi
-LIBS:opto
-LIBS:atmel
-LIBS:contrib
-LIBS:valves
-LIBS:analogSpice
-LIBS:analogXSpice
-LIBS:convergenceAidSpice
-LIBS:converterSpice
-LIBS:digitalSpice
-LIBS:digitalXSpice
-LIBS:linearSpice
-LIBS:measurementSpice
-LIBS:portSpice
-LIBS:sourcesSpice
-LIBS:example_5.1-cache
-EELAYER 25 0
-EELAYER END
-$Descr A4 11700 8267
-encoding utf-8
-Sheet 1 1
-Title ""
-Date "18 apr 2013"
-Rev ""
-Comp ""
-Comment1 ""
-Comment2 ""
-Comment3 ""
-Comment4 ""
-$EndDescr
-$Comp
-L GND #PWR01
-U 1 1 516F8096
-P 6150 2850
-F 0 "#PWR01" H 6150 2850 30 0001 C CNN
-F 1 "GND" H 6150 2780 30 0001 C CNN
- 1 6150 2850
- 1 0 0 -1
-$EndComp
-Connection ~ 6150 2750
-$Comp
-L PWR_FLAG #FLG02
-U 1 1 516F807F
-P 6150 2750
-F 0 "#FLG02" H 6150 3020 30 0001 C CNN
-F 1 "PWR_FLAG" H 6150 2980 30 0000 C CNN
- 1 6150 2750
- 0 -1 -1 0
-$EndComp
-Wire Wire Line
- 6150 2700 6150 2850
-Wire Wire Line
- 10200 3750 10200 5050
-Wire Wire Line
- 10200 2850 10200 2400
-Wire Wire Line
- 10200 2400 8100 2400
-Wire Wire Line
- 9250 3700 9400 3700
-Wire Wire Line
- 8250 3800 8250 4100
-Connection ~ 8100 3300
-Wire Wire Line
- 8100 3050 8100 3600
-Wire Wire Line
- 7900 3600 8250 3600
-Wire Wire Line
- 7150 3300 6950 3300
-Wire Wire Line
- 6350 2400 6400 2400
-Wire Wire Line
- 5300 2400 5300 3200
-Wire Wire Line
- 6350 3300 6450 3300
-Wire Wire Line
- 4750 3200 4650 3200
-Wire Wire Line
- 5350 4200 5350 3400
-Connection ~ 5300 3200
-Wire Wire Line
- 5350 3200 5250 3200
-Wire Wire Line
- 4150 3200 4050 3200
-Connection ~ 5350 4100
-Connection ~ 6350 3300
-Connection ~ 7050 3300
-Wire Wire Line
- 5350 4100 4050 4100
-Wire Wire Line
- 5800 2400 5950 2400
-Wire Wire Line
- 6900 2400 7050 2400
-Wire Wire Line
- 7050 2400 7050 3300
-Wire Wire Line
- 7650 3300 7700 3300
-Connection ~ 8100 3600
-Wire Wire Line
- 8100 2400 8100 2550
-Wire Wire Line
- 8250 4000 8450 4000
-Connection ~ 8250 4000
-Wire Wire Line
- 9300 3700 9300 4000
-Wire Wire Line
- 9300 4000 8950 4000
-Connection ~ 9300 3700
-Connection ~ 9400 3700
-Connection ~ 8100 2400
-Wire Wire Line
- 10200 5050 8250 5050
-Wire Wire Line
- 8250 5250 8250 4600
-Connection ~ 8250 5050
-Connection ~ 8250 5150
-$Comp
-L GND #PWR03
-U 1 1 516F8034
-P 8250 5250
-F 0 "#PWR03" H 8250 5250 30 0001 C CNN
-F 1 "GND" H 8250 5180 30 0001 C CNN
- 1 8250 5250
- 1 0 0 -1
-$EndComp
-$Comp
-L PULSE v1
-U 1 1 516F801F
-P 4050 3650
-F 0 "v1" H 3850 3750 60 0000 C CNN
-F 1 "PULSE" H 3850 3600 60 0000 C CNN
-F 2 "R1" H 3750 3650 60 0000 C CNN
- 1 4050 3650
- 1 0 0 -1
-$EndComp
-$Comp
-L DC v2
-U 1 1 516F7FED
-P 10200 3300
-F 0 "v2" H 10000 3400 60 0000 C CNN
-F 1 "10V" H 10000 3250 60 0000 C CNN
-F 2 "R1" H 9900 3300 60 0000 C CNN
- 1 10200 3300
- 1 0 0 -1
-$EndComp
-$Comp
-L VPLOT8_1 U3
-U 2 1 516F7F85
-P 9400 4000
-F 0 "U3" H 9250 4100 50 0000 C CNN
-F 1 "VPLOT8_1" H 9550 4100 50 0000 C CNN
- 2 9400 4000
- -1 0 0 1
-$EndComp
-$Comp
-L R R5
-U 1 1 516F7F66
-P 8700 4000
-F 0 "R5" V 8780 4000 50 0000 C CNN
-F 1 "10000" V 8700 4000 50 0000 C CNN
- 1 8700 4000
- 0 -1 -1 0
-$EndComp
-$Comp
-L R R4
-U 1 1 516F7F56
-P 8250 4350
-F 0 "R4" V 8330 4350 50 0000 C CNN
-F 1 "10000" V 8250 4350 50 0000 C CNN
- 1 8250 4350
- -1 0 0 1
-$EndComp
-$Comp
-L R R3
-U 1 1 516F7F35
-P 8100 2800
-F 0 "R3" V 8180 2800 50 0000 C CNN
-F 1 "10000" V 8100 2800 50 0000 C CNN
- 1 8100 2800
- -1 0 0 1
-$EndComp
-$Comp
-L IPLOT U5
-U 1 1 516F7EEB
-P 7400 3300
-F 0 "U5" H 7250 3400 50 0000 C CNN
-F 1 "IPLOT" H 7550 3400 50 0000 C CNN
- 1 7400 3300
- 1 0 0 -1
-$EndComp
-$Comp
-L NPN Q2
-U 1 1 516F7EDC
-P 7900 3400
-F 0 "Q2" H 7900 3250 50 0000 R CNN
-F 1 "NPN" H 7900 3550 50 0000 R CNN
- 1 7900 3400
- 0 -1 -1 0
-$EndComp
-$Comp
-L UA741 X2
-U 1 1 516F7ED1
-P 8750 3700
-F 0 "X2" H 8900 3850 60 0000 C CNN
-F 1 "UA741" H 8900 3950 60 0000 C CNN
- 1 8750 3700
- 1 0 0 1
-$EndComp
-$Comp
-L IPLOT U4
-U 1 1 516F7EB1
-P 6650 2400
-F 0 "U4" H 6500 2500 50 0000 C CNN
-F 1 "IPLOT" H 6800 2500 50 0000 C CNN
- 1 6650 2400
- 1 0 0 -1
-$EndComp
-$Comp
-L NPN Q1
-U 1 1 516F7E9D
-P 6150 2500
-F 0 "Q1" H 6150 2350 50 0000 R CNN
-F 1 "NPN" H 6150 2650 50 0000 R CNN
- 1 6150 2500
- 0 -1 -1 0
-$EndComp
-$Comp
-L VPLOT8_1 U3
-U 1 1 516D117B
-P 7050 3600
-F 0 "U3" H 6900 3700 50 0000 C CNN
-F 1 "VPLOT8_1" H 7200 3700 50 0000 C CNN
- 1 7050 3600
- -1 0 0 1
-$EndComp
-$Comp
-L PWR_FLAG #FLG04
-U 1 1 516D1102
-P 5300 3200
-F 0 "#FLG04" H 5300 3470 30 0001 C CNN
-F 1 "PWR_FLAG" H 5300 3430 30 0000 C CNN
- 1 5300 3200
- -1 0 0 1
-$EndComp
-$Comp
-L IPLOT U1
-U 1 1 516D1019
-P 5000 3200
-F 0 "U1" H 4850 3300 50 0000 C CNN
-F 1 "IPLOT" H 5150 3300 50 0000 C CNN
- 1 5000 3200
- 1 0 0 -1
-$EndComp
-$Comp
-L IPLOT U2
-U 1 1 516D0FEC
-P 5550 2400
-F 0 "U2" H 5400 2500 50 0000 C CNN
-F 1 "IPLOT" H 5700 2500 50 0000 C CNN
- 1 5550 2400
- 1 0 0 -1
-$EndComp
-$Comp
-L R R2
-U 1 1 516D0FE2
-P 6700 3300
-F 0 "R2" V 6780 3300 50 0000 C CNN
-F 1 "10000" V 6700 3300 50 0000 C CNN
- 1 6700 3300
- 0 1 1 0
-$EndComp
-$Comp
-L GND #PWR05
-U 1 1 516D0F6B
-P 5350 4200
-F 0 "#PWR05" H 5350 4200 30 0001 C CNN
-F 1 "GND" H 5350 4130 30 0001 C CNN
- 1 5350 4200
- 1 0 0 -1
-$EndComp
-$Comp
-L R R1
-U 1 1 516D0F10
-P 4400 3200
-F 0 "R1" V 4480 3200 50 0000 C CNN
-F 1 "1000" V 4400 3200 50 0000 C CNN
- 1 4400 3200
- 0 1 1 0
-$EndComp
-$Comp
-L UA741 X1
-U 1 1 516D0E60
-P 5850 3300
-F 0 "X1" H 6000 3450 60 0000 C CNN
-F 1 "UA741" H 6000 3550 60 0000 C CNN
- 1 5850 3300
- 1 0 0 1
-$EndComp
-$EndSCHEMATC
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.bak b/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.bak
deleted file mode 100644
index 6be9280..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.bak
+++ /dev/null
@@ -1,208 +0,0 @@
-EESchema Schematic File Version 2 date Monday 17 December 2012 11:17:01 AM IST
-LIBS:power
-LIBS:device
-LIBS:transistors
-LIBS:conn
-LIBS:linear
-LIBS:regul
-LIBS:74xx
-LIBS:cmos4000
-LIBS:adc-dac
-LIBS:memory
-LIBS:xilinx
-LIBS:special
-LIBS:microcontrollers
-LIBS:dsp
-LIBS:microchip
-LIBS:analog_switches
-LIBS:motorola
-LIBS:texas
-LIBS:intel
-LIBS:audio
-LIBS:interface
-LIBS:digital-audio
-LIBS:philips
-LIBS:display
-LIBS:cypress
-LIBS:siliconi
-LIBS:opto
-LIBS:atmel
-LIBS:contrib
-LIBS:valves
-LIBS:analogSpice
-LIBS:converterSpice
-LIBS:digitalSpice
-LIBS:linearSpice
-LIBS:measurementSpice
-LIBS:portSpice
-LIBS:sourcesSpice
-LIBS:ua741-cache
-EELAYER 25 0
-EELAYER END
-$Descr A4 11700 8267
-encoding utf-8
-Sheet 1 1
-Title ""
-Date "20 oct 2012"
-Rev ""
-Comp ""
-Comment1 ""
-Comment2 ""
-Comment3 ""
-Comment4 ""
-$EndDescr
-$Comp
-L PORT U1
-U 3 1 5082C027
-P 6250 2500
-F 0 "U1" H 6250 2450 30 0000 C CNN
-F 1 "PORT" H 6250 2500 30 0000 C CNN
- 3 6250 2500
- -1 0 0 1
-$EndComp
-$Comp
-L PORT U1
-U 1 1 5082C011
-P 2300 3100
-F 0 "U1" H 2300 3050 30 0000 C CNN
-F 1 "PORT" H 2300 3100 30 0000 C CNN
- 1 2300 3100
- 1 0 0 -1
-$EndComp
-$Comp
-L PORT U1
-U 2 1 5082C00B
-P 2250 2600
-F 0 "U1" H 2250 2550 30 0000 C CNN
-F 1 "PORT" H 2250 2600 30 0000 C CNN
- 2 2250 2600
- 1 0 0 -1
-$EndComp
-Connection ~ 3700 3200
-Wire Wire Line
- 3450 3200 3700 3200
-Connection ~ 5000 3300
-Wire Wire Line
- 3700 3300 5250 3300
-Wire Wire Line
- 5250 3300 5250 3200
-Connection ~ 4550 3300
-Wire Wire Line
- 5000 3300 5000 2950
-Connection ~ 3700 3300
-Wire Wire Line
- 4550 3300 4550 3100
-Wire Wire Line
- 3900 2500 3700 2500
-Wire Wire Line
- 3700 2500 3700 2550
-Wire Wire Line
- 3450 2900 3300 2900
-Wire Wire Line
- 3300 2900 3300 3200
-Wire Wire Line
- 3300 3200 2950 3200
-Connection ~ 2950 3100
-Wire Wire Line
- 2950 3200 2950 3100
-Wire Wire Line
- 3000 2600 2500 2600
-Wire Wire Line
- 2550 3100 3000 3100
-Wire Wire Line
- 2950 2600 2950 2500
-Connection ~ 2950 2600
-Wire Wire Line
- 2950 2500 3300 2500
-Wire Wire Line
- 3300 2500 3300 2800
-Wire Wire Line
- 3300 2800 3450 2800
-Wire Wire Line
- 3700 3150 3700 3400
-Wire Wire Line
- 4550 2500 4550 2700
-Wire Wire Line
- 4400 2500 5000 2500
-Wire Wire Line
- 5000 2500 5000 2850
-Connection ~ 4550 2500
-Wire Wire Line
- 5250 2600 5250 2500
-Wire Wire Line
- 5250 2500 5350 2500
-Wire Wire Line
- 5850 2500 6000 2500
-$Comp
-L PWR_FLAG #FLG01
-U 1 1 508152A0
-P 3450 3200
-F 0 "#FLG01" H 3450 3470 30 0001 C CNN
-F 1 "PWR_FLAG" H 3450 3430 30 0000 C CNN
- 1 3450 3200
- 1 0 0 -1
-$EndComp
-$Comp
-L R Rout1
-U 1 1 50813F5B
-P 5600 2500
-F 0 "Rout1" V 5680 2500 50 0000 C CNN
-F 1 "75" V 5600 2500 50 0000 C CNN
- 1 5600 2500
- 0 1 1 0
-$EndComp
-$Comp
-L VCVS Eout1
-U 1 1 50813F0F
-P 5200 2900
-F 0 "Eout1" H 5000 3000 50 0000 C CNN
-F 1 "1" H 5000 2850 50 0000 C CNN
- 1 5200 2900
- 0 1 1 0
-$EndComp
-$Comp
-L C Cbw1
-U 1 1 50813EE0
-P 4550 2900
-F 0 "Cbw1" H 4600 3000 50 0000 L CNN
-F 1 "31.85e-9" H 4600 2800 50 0000 L CNN
- 1 4550 2900
- 1 0 0 -1
-$EndComp
-$Comp
-L R Rbw1
-U 1 1 50813EAB
-P 4150 2500
-F 0 "Rbw1" V 4230 2500 50 0000 C CNN
-F 1 "0.5e6" V 4150 2500 50 0000 C CNN
- 1 4150 2500
- 0 1 1 0
-$EndComp
-$Comp
-L GND #PWR02
-U 1 1 50813E0D
-P 3700 3400
-F 0 "#PWR02" H 3700 3400 30 0001 C CNN
-F 1 "GND" H 3700 3330 30 0001 C CNN
- 1 3700 3400
- 1 0 0 -1
-$EndComp
-$Comp
-L VCVS Ein1
-U 1 1 50813D7C
-P 3650 2850
-F 0 "Ein1" H 3450 2950 50 0000 C CNN
-F 1 "100e3" H 3450 2800 50 0000 C CNN
- 1 3650 2850
- 0 1 1 0
-$EndComp
-$Comp
-L R Rin1
-U 1 1 50813C57
-P 3000 2850
-F 0 "Rin1" V 3080 2850 50 0000 C CNN
-F 1 "2e6" V 3000 2850 50 0000 C CNN
- 1 3000 2850
- 1 0 0 -1
-$EndComp
-$EndSCHEMATC
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.cir b/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.cir
deleted file mode 100644
index de79742..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.cir
+++ /dev/null
@@ -1,15 +0,0 @@
-* EESchema Netlist Version 1.1 (Spice format) creation date: Monday 17 December 2012 11:16:58 AM IST
-
-* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
-* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
-
-*Sheet Name:/
-U1 6 7 3 PORT
-Rout1 3 2 75
-Eout1 2 0 1 0 1
-Cbw1 1 0 31.85e-9
-Rbw1 1 4 0.5e6
-Ein1 4 0 7 6 100e3
-Rin1 7 6 2e6
-
-.end
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.cir.ckt b/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.cir.ckt
deleted file mode 100644
index 3661a9a..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.cir.ckt
+++ /dev/null
@@ -1,9 +0,0 @@
-* eeschema netlist version 1.1 (spice format) creation date: monday 17 december 2012 11:16:58 am ist
-
-u1 6 7 3 port
-rout1 3 2 75
-eout1 2 0 1 0 1
-cbw1 1 0 31.85e-9
-rbw1 1 4 0.5e6
-ein1 4 0 7 6 100e3
-rin1 7 6 2e6
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.cir.out b/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.cir.out
deleted file mode 100644
index 3661a9a..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.cir.out
+++ /dev/null
@@ -1,9 +0,0 @@
-* eeschema netlist version 1.1 (spice format) creation date: monday 17 december 2012 11:16:58 am ist
-
-u1 6 7 3 port
-rout1 3 2 75
-eout1 2 0 1 0 1
-cbw1 1 0 31.85e-9
-rbw1 1 4 0.5e6
-ein1 4 0 7 6 100e3
-rin1 7 6 2e6
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.pro b/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.pro
deleted file mode 100644
index df98e42..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.pro
+++ /dev/null
@@ -1,82 +0,0 @@
-update=Thursday 18 April 2013 01:48:22 PM IST
-last_client=eeschema
-[eeschema]
-version=1
-LibDir=/home/yogesh/OSCAD/library
-NetFmt=1
-HPGLSpd=20
-HPGLDm=15
-HPGLNum=1
-offX_A4=0
-offY_A4=0
-offX_A3=0
-offY_A3=0
-offX_A2=0
-offY_A2=0
-offX_A1=0
-offY_A1=0
-offX_A0=0
-offY_A0=0
-offX_A=0
-offY_A=0
-offX_B=0
-offY_B=0
-offX_C=0
-offY_C=0
-offX_D=0
-offY_D=0
-offX_E=0
-offY_E=0
-RptD_X=0
-RptD_Y=100
-RptLab=1
-LabSize=60
-[eeschema/libraries]
-LibName1=power
-LibName2=device
-LibName3=transistors
-LibName4=conn
-LibName5=linear
-LibName6=regul
-LibName7=74xx
-LibName8=cmos4000
-LibName9=adc-dac
-LibName10=memory
-LibName11=xilinx
-LibName12=special
-LibName13=microcontrollers
-LibName14=dsp
-LibName15=microchip
-LibName16=analog_switches
-LibName17=motorola
-LibName18=texas
-LibName19=intel
-LibName20=audio
-LibName21=interface
-LibName22=digital-audio
-LibName23=philips
-LibName24=display
-LibName25=cypress
-LibName26=siliconi
-LibName27=opto
-LibName28=atmel
-LibName29=contrib
-LibName30=valves
-LibName31=analogSpice
-LibName32=converterSpice
-LibName33=digitalSpice
-LibName34=linearSpice
-LibName35=measurementSpice
-LibName36=portSpice
-LibName37=sourcesSpice
-LibName38=analogXSpice
-LibName39=/home/holy/OSCAD/library/analogSpice
-LibName40=/home/holy/OSCAD/library/analogXSpice
-LibName41=/home/holy/OSCAD/library/convergenceAidSpice
-LibName42=/home/holy/OSCAD/library/converterSpice
-LibName43=/home/holy/OSCAD/library/digitalSpice
-LibName44=/home/holy/OSCAD/library/digitalXSpice
-LibName45=/home/holy/OSCAD/library/linearSpice
-LibName46=/home/holy/OSCAD/library/measurementSpice
-LibName47=/home/holy/OSCAD/library/portSpice
-LibName48=/home/holy/OSCAD/library/sourcesSpice
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.sch b/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.sch
deleted file mode 100644
index 7dfc5e1..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.sch
+++ /dev/null
@@ -1,219 +0,0 @@
-EESchema Schematic File Version 2 date Wednesday 19 December 2012 10:15:16 AM IST
-LIBS:power
-LIBS:device
-LIBS:transistors
-LIBS:conn
-LIBS:linear
-LIBS:regul
-LIBS:74xx
-LIBS:cmos4000
-LIBS:adc-dac
-LIBS:memory
-LIBS:xilinx
-LIBS:special
-LIBS:microcontrollers
-LIBS:dsp
-LIBS:microchip
-LIBS:analog_switches
-LIBS:motorola
-LIBS:texas
-LIBS:intel
-LIBS:audio
-LIBS:interface
-LIBS:digital-audio
-LIBS:philips
-LIBS:display
-LIBS:cypress
-LIBS:siliconi
-LIBS:opto
-LIBS:atmel
-LIBS:contrib
-LIBS:valves
-LIBS:analogSpice
-LIBS:converterSpice
-LIBS:digitalSpice
-LIBS:linearSpice
-LIBS:measurementSpice
-LIBS:portSpice
-LIBS:sourcesSpice
-LIBS:analogXSpice
-LIBS:ua741-cache
-EELAYER 25 0
-EELAYER END
-$Descr A4 11700 8267
-encoding utf-8
-Sheet 1 1
-Title ""
-Date "19 dec 2012"
-Rev ""
-Comp ""
-Comment1 ""
-Comment2 ""
-Comment3 ""
-Comment4 ""
-$EndDescr
-Text Notes 3800 2400 0 60 ~ 0
-Op-Amp
-Text Notes 3750 2850 0 60 ~ 0
-VCCS
-Text Notes 5800 2500 0 60 ~ 0
-out
-Text Notes 2750 3100 0 60 ~ 0
--
-Text Notes 2700 2600 0 60 ~ 0
-+
-$Comp
-L PORT U1
-U 6 1 5082C027
-P 6250 2500
-F 0 "U1" H 6250 2450 30 0000 C CNN
-F 1 "PORT" H 6250 2500 30 0000 C CNN
- 6 6250 2500
- -1 0 0 1
-$EndComp
-$Comp
-L PORT U1
-U 2 1 5082C011
-P 2300 3100
-F 0 "U1" H 2300 3050 30 0000 C CNN
-F 1 "PORT" H 2300 3100 30 0000 C CNN
- 2 2300 3100
- 1 0 0 -1
-$EndComp
-$Comp
-L PORT U1
-U 3 1 5082C00B
-P 2250 2600
-F 0 "U1" H 2250 2550 30 0000 C CNN
-F 1 "PORT" H 2250 2600 30 0000 C CNN
- 3 2250 2600
- 1 0 0 -1
-$EndComp
-Connection ~ 3700 3200
-Wire Wire Line
- 3450 3200 3700 3200
-Connection ~ 5000 3300
-Wire Wire Line
- 3700 3300 5250 3300
-Wire Wire Line
- 5250 3300 5250 3200
-Connection ~ 4550 3300
-Wire Wire Line
- 5000 3300 5000 2950
-Connection ~ 3700 3300
-Wire Wire Line
- 4550 3300 4550 3100
-Wire Wire Line
- 3900 2500 3700 2500
-Wire Wire Line
- 3700 2500 3700 2550
-Wire Wire Line
- 3450 2900 3300 2900
-Wire Wire Line
- 3300 2900 3300 3200
-Wire Wire Line
- 3300 3200 2950 3200
-Connection ~ 2950 3100
-Wire Wire Line
- 2950 3200 2950 3100
-Wire Wire Line
- 3000 2600 2500 2600
-Wire Wire Line
- 2550 3100 3000 3100
-Wire Wire Line
- 2950 2600 2950 2500
-Connection ~ 2950 2600
-Wire Wire Line
- 2950 2500 3300 2500
-Wire Wire Line
- 3300 2500 3300 2800
-Wire Wire Line
- 3300 2800 3450 2800
-Wire Wire Line
- 3700 3150 3700 3400
-Wire Wire Line
- 4550 2500 4550 2700
-Wire Wire Line
- 4400 2500 5000 2500
-Wire Wire Line
- 5000 2500 5000 2850
-Connection ~ 4550 2500
-Wire Wire Line
- 5250 2600 5250 2500
-Wire Wire Line
- 5250 2500 5350 2500
-Wire Wire Line
- 5850 2500 6000 2500
-$Comp
-L PWR_FLAG #FLG01
-U 1 1 508152A0
-P 3450 3200
-F 0 "#FLG01" H 3450 3470 30 0001 C CNN
-F 1 "PWR_FLAG" H 3450 3430 30 0000 C CNN
- 1 3450 3200
- 1 0 0 -1
-$EndComp
-$Comp
-L R Rout1
-U 1 1 50813F5B
-P 5600 2500
-F 0 "Rout1" V 5680 2500 50 0000 C CNN
-F 1 "75" V 5600 2500 50 0000 C CNN
- 1 5600 2500
- 0 1 1 0
-$EndComp
-$Comp
-L VCVS Eout1
-U 1 1 50813F0F
-P 5200 2900
-F 0 "Eout1" H 5000 3000 50 0000 C CNN
-F 1 "1" H 5000 2850 50 0000 C CNN
- 1 5200 2900
- 0 1 1 0
-$EndComp
-$Comp
-L C Cbw1
-U 1 1 50813EE0
-P 4550 2900
-F 0 "Cbw1" H 4600 3000 50 0000 L CNN
-F 1 "31.85e-9" H 4600 2800 50 0000 L CNN
- 1 4550 2900
- 1 0 0 -1
-$EndComp
-$Comp
-L R Rbw1
-U 1 1 50813EAB
-P 4150 2500
-F 0 "Rbw1" V 4230 2500 50 0000 C CNN
-F 1 "0.5e6" V 4150 2500 50 0000 C CNN
- 1 4150 2500
- 0 1 1 0
-$EndComp
-$Comp
-L GND #PWR02
-U 1 1 50813E0D
-P 3700 3400
-F 0 "#PWR02" H 3700 3400 30 0001 C CNN
-F 1 "GND" H 3700 3330 30 0001 C CNN
- 1 3700 3400
- 1 0 0 -1
-$EndComp
-$Comp
-L VCVS Ein1
-U 1 1 50813D7C
-P 3650 2850
-F 0 "Ein1" H 3450 2950 50 0000 C CNN
-F 1 "100e3" H 3450 2800 50 0000 C CNN
- 1 3650 2850
- 0 1 1 0
-$EndComp
-$Comp
-L R Rin1
-U 1 1 50813C57
-P 3000 2850
-F 0 "Rin1" V 3080 2850 50 0000 C CNN
-F 1 "2e6" V 3000 2850 50 0000 C CNN
- 1 3000 2850
- 1 0 0 -1
-$EndComp
-$EndSCHEMATC
diff --git a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.sub b/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.sub
deleted file mode 100644
index 1edba9f..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_5/example_5.9/ua741.sub
+++ /dev/null
@@ -1,11 +0,0 @@
-* Subcircuit ua741
-.subckt ua741 6 7 3
-* eeschema netlist version 1.1 (spice format) creation date: monday 17 december 2012 11:16:58 am ist
-rout1 3 2 75
-eout1 2 0 1 0 1
-cbw1 1 0 31.85e-9
-rbw1 1 4 0.5e6
-ein1 4 0 7 6 100e3
-rin1 7 6 2e6
-
-.ends ua741 \ No newline at end of file