summaryrefslogtreecommitdiff
path: root/usrp2/fpga
AgeCommit message (Expand)Author
2009-09-29Enable pps interrupts. Not sure why they were disabled in the first place.Matt Ettus
2009-09-24Synchronize the internal phase of the halfband filters to theMatt Ettus
2009-08-14Added git ignore files auto created from svn:ignore properties.git
2009-07-30Add custom FPGA build.jcorgan
2009-04-27Fix swapped signals.jcorgan
2009-04-22Merged r10770:10887 from jcorgan/iad2 into trunk. Adds alternative USRP2 FPG...jcorgan
2009-04-12mostly formatting and name changes. commented out special purpose pins.matt
2009-04-12from u2p2, autogeneratedmatt
2009-04-06now handles odd length packetsmatt
2009-04-04basic wrapper workingmatt
2009-04-04Merged r10712:10765 from jcorgan/gpio into trunk. Adds out-of-band and strea...jcorgan
2009-04-04first cut at a wishbone interface and wrapping the corematt
2009-04-04copied over from other eth corematt
2009-04-04reset synchronizermatt
2009-04-03made pause enabling a pin so we can set itmatt
2009-04-02Properly signals an error and drops the remainder of the packet if there is a...matt
2009-04-02more thorough tests, including overrun, underrun, crc err, etc.matt
2009-04-02simulate a hiccup in the filling of the fifo. If long enough, will cause a t...matt
2009-04-02debug ports for fifo level testing. Normally I wouldn't check this in, but a...matt
2009-04-02Fix for fifo overruns on eth rx in full duplex. Now send re-pause long befor...matt
2009-04-02test multiple error typesmatt
2009-04-02added a state to ensure the error signal propagates, and now we assert src_rd...matt
2009-04-02only write one error into fifomatt
2009-04-02generate error signalmatt
2009-04-02added error output line, alternative to simultaneous sof/eofmatt
2009-04-02logic to interface locallink fifos to our macmatt
2009-04-01add fifos to interface to the macsmatt
2009-04-01rx seems to work. haven't test error framesmatt
2009-04-01address filteringmatt
2009-04-01only report result for 1 cyclematt
2009-04-01variable length delay line, based on srl16matt
2009-04-01now checks the crc as well for the received sidematt
2009-04-01checkpointmatt
2009-03-31we now inhibit our own sending when a received pause frame comes. _rx.v is c...matt
2009-03-31sample packetmatt
2009-03-31cleaned up a littlematt
2009-03-31tx should be fully working nowmatt
2009-03-31everything but CRCmatt
2009-03-31nearly therematt
2009-03-30work in progress on a simpler gigabit-only macmatt
2009-03-30copied over from other projectmatt
2009-03-30new fifos copied over from other projectmatt
2009-03-30optional (but not used) additional buffering in eth rx path. matt
2009-03-30comment out the RMON, which we don't usematt
2009-03-09copied over old one which works with icarusmatt
2009-02-26timing fix. The line address in the buffers still updates now even if there ...matt
2009-02-26timing fix, delays the ethernet flow control by a cycle to get it across the ...matt
2009-02-26remove support for unmodified dbsrx because there is way too much phase noise...matt
2009-02-24set all debug stuff to zeromatt
2009-02-23support for unmodified dbsrx boardsmatt