index
:
ghdl/.git
master
VHDL 2008/93/87 simulator
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
vhdl
/
translate
/
trans-chap3.adb
Age
Commit message (
Expand
)
Author
2015-12-20
Do not create signal type for scalar type.
Tristan Gingold
2015-12-18
Pass signal values to interfaces. 'sigptr' optimization.
Tristan Gingold
2015-09-04
Suppress stack switching; save process state in secondary stack.
Tristan Gingold
2015-09-02
Translate: explicitly clean transient types.
Tristan Gingold
2015-08-31
mcode/binary_file: rename write routines.
Tristan Gingold
2015-08-29
Replace fat accesses by bounds accesses
Tristan Gingold
2015-06-12
ortho: allow selected element from an union.
Tristan Gingold
2015-03-15
ortho_llvm: handle debug info for incomplete access type.
Tristan Gingold
2015-01-20
Minor rework of overflow in physical units: defer until execution.
Tristan Gingold
2014-12-05
Fix llvm crash on protected objects.
Tristan Gingold
2014-11-22
Gen_Call_Type_Builder: use Mnode.
Tristan Gingold
2014-11-21
Mnode: renaming and comments to clarify.
Tristan Gingold
2014-11-17
Translate: rewrite concatenation. Now O(n).
Tristan Gingold
2014-11-16
Translate_Range: use mnodes.
Tristan Gingold
2014-11-15
Translate_Reverse_Range_Ptr: use mnode instead of ptr and rename.
Tristan Gingold
2014-11-11
Create_Range_From_Length: use Mnode instead of ptr. Style changes.
Tristan Gingold
2014-11-09
Split translation into child packages.
Tristan Gingold