summaryrefslogtreecommitdiff
path: root/library/SubcircuitLibrary/ca3080
diff options
context:
space:
mode:
Diffstat (limited to 'library/SubcircuitLibrary/ca3080')
-rw-r--r--library/SubcircuitLibrary/ca3080/D.lib2
-rw-r--r--library/SubcircuitLibrary/ca3080/NPN.lib4
-rw-r--r--library/SubcircuitLibrary/ca3080/PNP.lib4
-rw-r--r--library/SubcircuitLibrary/ca3080/analysis1
-rw-r--r--library/SubcircuitLibrary/ca3080/ca3080-cache.lib107
-rw-r--r--library/SubcircuitLibrary/ca3080/ca3080.cir28
-rw-r--r--library/SubcircuitLibrary/ca3080/ca3080.cir.out32
-rw-r--r--library/SubcircuitLibrary/ca3080/ca3080.pro73
-rw-r--r--library/SubcircuitLibrary/ca3080/ca3080.sch445
-rw-r--r--library/SubcircuitLibrary/ca3080/ca3080.sub26
-rw-r--r--library/SubcircuitLibrary/ca3080/ca3080_Previous_Values.xml1
11 files changed, 723 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/ca3080/D.lib b/library/SubcircuitLibrary/ca3080/D.lib
new file mode 100644
index 00000000..f53bf3e0
--- /dev/null
+++ b/library/SubcircuitLibrary/ca3080/D.lib
@@ -0,0 +1,2 @@
+.model 1N4148 D(is=2.495E-09 rs=4.755E-01 n=1.679E+00 tt=3.030E-09 cjo=1.700E-12 vj=1 m=1.959E-01 bv=1.000E+02 ibv=1.000E-04)
+
diff --git a/library/SubcircuitLibrary/ca3080/NPN.lib b/library/SubcircuitLibrary/ca3080/NPN.lib
new file mode 100644
index 00000000..be5f3073
--- /dev/null
+++ b/library/SubcircuitLibrary/ca3080/NPN.lib
@@ -0,0 +1,4 @@
+.model Q2N2222 NPN( Is=14.34f Xti=3 Eg=1.11 Vaf=74.03 Bf=400 Ne=1.307
++ Ise=14.34f Ikf=0.2847 Xtb=1.5 Br=6.092 Nc=2 Isc=0 Ikr=0 Rc=1 Cjc=7.306p
++ Mjc=0.3416 Vjc=0.75 Fc=0.5 Cje=22.01p Mje=0.377 Vje=0.75 Tr=46.91n Tf=411.1p
++ Itf=0.6 Vtf=1.7 Xtf=3 Rb=10)
diff --git a/library/SubcircuitLibrary/ca3080/PNP.lib b/library/SubcircuitLibrary/ca3080/PNP.lib
new file mode 100644
index 00000000..7edda0ea
--- /dev/null
+++ b/library/SubcircuitLibrary/ca3080/PNP.lib
@@ -0,0 +1,4 @@
+.model Q2N2907A PNP(Is=650.6E-18 Xti=3 Eg=1.11 Vaf=115.7 Bf=231.7 Ne=1.829
++ Ise=54.81f Ikf=1.079 Xtb=1.5 Br=3.563 Nc=2 Isc=0 Ikr=0 Rc=.715
++ Cjc=14.76p Mjc=.5383 Vjc=.75 Fc=.5 Cje=19.82p Mje=.3357 Vje=.75
++ Tr=111.3n Tf=603.7p Itf=.65 Vtf=5 Xtf=1.7 Rb=10)
diff --git a/library/SubcircuitLibrary/ca3080/analysis b/library/SubcircuitLibrary/ca3080/analysis
new file mode 100644
index 00000000..85e6f838
--- /dev/null
+++ b/library/SubcircuitLibrary/ca3080/analysis
@@ -0,0 +1 @@
+.tran 2e-00 6e-00 1e-00 \ No newline at end of file
diff --git a/library/SubcircuitLibrary/ca3080/ca3080-cache.lib b/library/SubcircuitLibrary/ca3080/ca3080-cache.lib
new file mode 100644
index 00000000..21197049
--- /dev/null
+++ b/library/SubcircuitLibrary/ca3080/ca3080-cache.lib
@@ -0,0 +1,107 @@
+EESchema-LIBRARY Version 2.3
+#encoding utf-8
+#
+# PORT
+#
+DEF PORT U 0 40 Y Y 26 F N
+F0 "U" 50 100 30 H V C CNN
+F1 "PORT" 0 0 30 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0
+A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50
+S -100 50 100 -50 0 1 0 N
+X ~ 1 250 0 100 L 30 30 1 1 B
+X ~ 2 250 0 100 L 30 30 2 1 B
+X ~ 3 250 0 100 L 30 30 3 1 B
+X ~ 4 250 0 100 L 30 30 4 1 B
+X ~ 5 250 0 100 L 30 30 5 1 B
+X ~ 6 250 0 100 L 30 30 6 1 B
+X ~ 7 250 0 100 L 30 30 7 1 B
+X ~ 8 250 0 100 L 30 30 8 1 B
+X ~ 9 250 0 100 L 30 30 9 1 B
+X ~ 10 250 0 100 L 30 30 10 1 B
+X ~ 11 250 0 100 L 30 30 11 1 B
+X ~ 12 250 0 100 L 30 30 12 1 B
+X ~ 13 250 0 100 L 30 30 13 1 B
+X ~ 14 250 0 100 L 30 30 14 1 B
+X ~ 15 250 0 100 L 30 30 15 1 B
+X ~ 16 250 0 100 L 30 30 16 1 B
+X ~ 17 250 0 100 L 30 30 17 1 B
+X ~ 18 250 0 100 L 30 30 18 1 B
+X ~ 19 250 0 100 L 30 30 19 1 B
+X ~ 20 250 0 100 L 30 30 20 1 B
+X ~ 21 250 0 100 L 30 30 21 1 B
+X ~ 22 250 0 100 L 30 30 22 1 B
+X ~ 23 250 0 100 L 30 30 23 1 B
+X ~ 24 250 0 100 L 30 30 24 1 B
+X ~ 25 250 0 100 L 30 30 25 1 B
+X ~ 26 250 0 100 L 30 30 26 1 B
+ENDDRAW
+ENDDEF
+#
+# eSim_Diode
+#
+DEF eSim_Diode D 0 40 N N 1 F N
+F0 "D" 0 100 50 H V C CNN
+F1 "eSim_Diode" 0 -100 50 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+$FPLIST
+ TO-???*
+ *SingleDiode
+ *_Diode_*
+ *SingleDiode*
+ D_*
+$ENDFPLIST
+DRAW
+T 0 -100 50 60 0 0 0 A Normal 0 C C
+T 0 100 50 60 0 0 0 K Normal 0 C C
+P 2 0 1 6 50 50 50 -50 N
+P 3 0 1 0 -50 50 50 0 -50 -50 F
+X A 1 -150 0 100 R 40 40 1 1 P
+X K 2 150 0 100 L 40 40 1 1 P
+ENDDRAW
+ENDDEF
+#
+# eSim_NPN
+#
+DEF eSim_NPN Q 0 0 Y N 1 F N
+F0 "Q" -100 50 50 H V R CNN
+F1 "eSim_NPN" -50 150 50 H V R CNN
+F2 "" 200 100 29 H V C CNN
+F3 "" 0 0 60 H V C CNN
+ALIAS BC547 Q2N2222
+DRAW
+C 50 0 111 0 1 10 N
+P 2 0 1 0 25 25 100 100 N
+P 3 0 1 0 25 -25 100 -100 100 -100 N
+P 3 0 1 20 25 75 25 -75 25 -75 N
+P 5 0 1 0 50 -70 70 -50 90 -90 50 -70 50 -70 F
+X C 1 100 200 100 D 50 50 1 1 P
+X B 2 -200 0 225 R 50 50 1 1 P
+X E 3 100 -200 100 U 50 50 1 1 P
+ENDDRAW
+ENDDEF
+#
+# eSim_PNP
+#
+DEF eSim_PNP Q 0 0 Y N 1 F N
+F0 "Q" -100 50 50 H V R CNN
+F1 "eSim_PNP" -50 150 50 H V R CNN
+F2 "" 200 100 29 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+C 50 0 111 0 1 10 N
+P 2 0 1 0 25 25 100 100 N
+P 3 0 1 0 25 -25 100 -100 100 -100 N
+P 3 0 1 20 25 75 25 -75 25 -75 N
+P 5 0 1 0 90 -70 70 -90 50 -50 90 -70 90 -70 F
+X C 1 100 200 100 D 50 50 1 1 P
+X B 2 -200 0 225 R 50 50 1 1 P
+X E 3 100 -200 100 U 50 50 1 1 P
+ENDDRAW
+ENDDEF
+#
+#End Library
diff --git a/library/SubcircuitLibrary/ca3080/ca3080.cir b/library/SubcircuitLibrary/ca3080/ca3080.cir
new file mode 100644
index 00000000..4666a808
--- /dev/null
+++ b/library/SubcircuitLibrary/ca3080/ca3080.cir
@@ -0,0 +1,28 @@
+* C:\FOSSEE\eSim\library\SubcircuitLibrary\ca3080\ca3080.cir
+
+* EESchema Netlist Version 1.1 (Spice format) creation date: 11/23/24 19:02:23
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+* Sheet Name: /
+Q2 Net-_D2-Pad1_ Net-_D3-Pad2_ Net-_D3-Pad1_ eSim_PNP
+Q1 Net-_D2-Pad1_ Net-_Q1-Pad2_ Net-_Q1-Pad3_ eSim_NPN
+Q5 Net-_D4-Pad1_ Net-_Q5-Pad2_ Net-_Q1-Pad3_ eSim_NPN
+Q6 Net-_Q11-Pad2_ Net-_D2-Pad2_ Net-_D3-Pad2_ eSim_PNP
+Q4 Net-_Q11-Pad2_ Net-_D2-Pad1_ Net-_D2-Pad2_ eSim_PNP
+D2 Net-_D2-Pad1_ Net-_D2-Pad2_ eSim_Diode
+D3 Net-_D3-Pad1_ Net-_D3-Pad2_ eSim_Diode
+D1 Net-_D1-Pad1_ Net-_D1-Pad2_ eSim_Diode
+Q3 Net-_Q1-Pad3_ Net-_D1-Pad1_ Net-_D1-Pad2_ eSim_NPN
+Q8 Net-_Q10-Pad1_ Net-_D4-Pad1_ Net-_D4-Pad2_ eSim_PNP
+Q7 Net-_D4-Pad1_ Net-_D5-Pad2_ Net-_D3-Pad1_ eSim_PNP
+D4 Net-_D4-Pad1_ Net-_D4-Pad2_ eSim_Diode
+Q10 Net-_Q10-Pad1_ Net-_D4-Pad2_ Net-_D5-Pad2_ eSim_PNP
+D5 Net-_D3-Pad1_ Net-_D5-Pad2_ eSim_Diode
+D6 Net-_D6-Pad1_ Net-_D1-Pad2_ eSim_Diode
+Q9 Net-_Q11-Pad2_ Net-_D6-Pad1_ Net-_D1-Pad2_ eSim_NPN
+Q11 Net-_Q10-Pad1_ Net-_Q11-Pad2_ Net-_D6-Pad1_ eSim_NPN
+U1 ? Net-_Q1-Pad2_ Net-_Q5-Pad2_ Net-_D1-Pad2_ Net-_D1-Pad1_ Net-_Q10-Pad1_ Net-_D3-Pad1_ ? PORT
+
+.end
diff --git a/library/SubcircuitLibrary/ca3080/ca3080.cir.out b/library/SubcircuitLibrary/ca3080/ca3080.cir.out
new file mode 100644
index 00000000..8c0a7960
--- /dev/null
+++ b/library/SubcircuitLibrary/ca3080/ca3080.cir.out
@@ -0,0 +1,32 @@
+* c:\fossee\esim\library\subcircuitlibrary\ca3080\ca3080.cir
+
+.include NPN.lib
+.include PNP.lib
+.include D.lib
+q2 net-_d2-pad1_ net-_d3-pad2_ net-_d3-pad1_ Q2N2907A
+q1 net-_d2-pad1_ net-_q1-pad2_ net-_q1-pad3_ Q2N2222
+q5 net-_d4-pad1_ net-_q5-pad2_ net-_q1-pad3_ Q2N2222
+q6 net-_q11-pad2_ net-_d2-pad2_ net-_d3-pad2_ Q2N2907A
+q4 net-_q11-pad2_ net-_d2-pad1_ net-_d2-pad2_ Q2N2907A
+d2 net-_d2-pad1_ net-_d2-pad2_ 1N4148
+d3 net-_d3-pad1_ net-_d3-pad2_ 1N4148
+d1 net-_d1-pad1_ net-_d1-pad2_ 1N4148
+q3 net-_q1-pad3_ net-_d1-pad1_ net-_d1-pad2_ Q2N2222
+q8 net-_q10-pad1_ net-_d4-pad1_ net-_d4-pad2_ Q2N2907A
+q7 net-_d4-pad1_ net-_d5-pad2_ net-_d3-pad1_ Q2N2907A
+d4 net-_d4-pad1_ net-_d4-pad2_ 1N4148
+q10 net-_q10-pad1_ net-_d4-pad2_ net-_d5-pad2_ Q2N2907A
+d5 net-_d3-pad1_ net-_d5-pad2_ 1N4148
+d6 net-_d6-pad1_ net-_d1-pad2_ 1N4148
+q9 net-_q11-pad2_ net-_d6-pad1_ net-_d1-pad2_ Q2N2222
+q11 net-_q10-pad1_ net-_q11-pad2_ net-_d6-pad1_ Q2N2222
+* u1 ? net-_q1-pad2_ net-_q5-pad2_ net-_d1-pad2_ net-_d1-pad1_ net-_q10-pad1_ net-_d3-pad1_ ? port
+.tran 2e-00 6e-00 1e-00
+
+* Control Statements
+.control
+run
+print allv > plot_data_v.txt
+print alli > plot_data_i.txt
+.endc
+.end
diff --git a/library/SubcircuitLibrary/ca3080/ca3080.pro b/library/SubcircuitLibrary/ca3080/ca3080.pro
new file mode 100644
index 00000000..e27a398b
--- /dev/null
+++ b/library/SubcircuitLibrary/ca3080/ca3080.pro
@@ -0,0 +1,73 @@
+update=22/05/2015 07:44:53
+version=1
+last_client=kicad
+[general]
+version=1
+RootSch=
+BoardNm=
+[pcbnew]
+version=1
+LastNetListRead=
+UseCmpFile=1
+PadDrill=0.600000000000
+PadDrillOvalY=0.600000000000
+PadSizeH=1.500000000000
+PadSizeV=1.500000000000
+PcbTextSizeV=1.500000000000
+PcbTextSizeH=1.500000000000
+PcbTextThickness=0.300000000000
+ModuleTextSizeV=1.000000000000
+ModuleTextSizeH=1.000000000000
+ModuleTextSizeThickness=0.150000000000
+SolderMaskClearance=0.000000000000
+SolderMaskMinWidth=0.000000000000
+DrawSegmentWidth=0.200000000000
+BoardOutlineThickness=0.100000000000
+ModuleOutlineThickness=0.150000000000
+[cvpcb]
+version=1
+NetIExt=net
+[eeschema]
+version=1
+LibDir=
+[eeschema/libraries]
+LibName1=adc-dac
+LibName2=memory
+LibName3=xilinx
+LibName4=microcontrollers
+LibName5=dsp
+LibName6=microchip
+LibName7=analog_switches
+LibName8=motorola
+LibName9=texas
+LibName10=intel
+LibName11=audio
+LibName12=interface
+LibName13=digital-audio
+LibName14=philips
+LibName15=display
+LibName16=cypress
+LibName17=siliconi
+LibName18=opto
+LibName19=atmel
+LibName20=contrib
+LibName21=power
+LibName22=eSim_Plot
+LibName23=transistors
+LibName24=conn
+LibName25=eSim_User
+LibName26=regul
+LibName27=74xx
+LibName28=cmos4000
+LibName29=eSim_Analog
+LibName30=eSim_Devices
+LibName31=eSim_Digital
+LibName32=eSim_Hybrid
+LibName33=eSim_Miscellaneous
+LibName34=eSim_Power
+LibName35=eSim_Sources
+LibName36=eSim_Subckt
+LibName37=eSim_Nghdl
+LibName38=eSim_Ngveri
+LibName39=eSim_SKY130
+LibName40=eSim_SKY130_Subckts
diff --git a/library/SubcircuitLibrary/ca3080/ca3080.sch b/library/SubcircuitLibrary/ca3080/ca3080.sch
new file mode 100644
index 00000000..4f206f03
--- /dev/null
+++ b/library/SubcircuitLibrary/ca3080/ca3080.sch
@@ -0,0 +1,445 @@
+EESchema Schematic File Version 2
+LIBS:adc-dac
+LIBS:memory
+LIBS:xilinx
+LIBS:microcontrollers
+LIBS:dsp
+LIBS:microchip
+LIBS:analog_switches
+LIBS:motorola
+LIBS:texas
+LIBS:intel
+LIBS:audio
+LIBS:interface
+LIBS:digital-audio
+LIBS:philips
+LIBS:display
+LIBS:cypress
+LIBS:siliconi
+LIBS:opto
+LIBS:atmel
+LIBS:contrib
+LIBS:power
+LIBS:eSim_Plot
+LIBS:transistors
+LIBS:conn
+LIBS:eSim_User
+LIBS:regul
+LIBS:74xx
+LIBS:cmos4000
+LIBS:eSim_Analog
+LIBS:eSim_Devices
+LIBS:eSim_Digital
+LIBS:eSim_Hybrid
+LIBS:eSim_Miscellaneous
+LIBS:eSim_Power
+LIBS:eSim_Sources
+LIBS:eSim_Subckt
+LIBS:eSim_Nghdl
+LIBS:eSim_Ngveri
+LIBS:eSim_SKY130
+LIBS:eSim_SKY130_Subckts
+LIBS:ca3080-cache
+EELAYER 25 0
+EELAYER END
+$Descr A4 11693 8268
+encoding utf-8
+Sheet 1 1
+Title ""
+Date ""
+Rev ""
+Comp ""
+Comment1 ""
+Comment2 ""
+Comment3 ""
+Comment4 ""
+$EndDescr
+$Comp
+L eSim_PNP Q2
+U 1 1 6739CE3D
+P 3000 2900
+F 0 "Q2" H 2900 2950 50 0000 R CNN
+F 1 "eSim_PNP" H 2950 3050 50 0000 R CNN
+F 2 "" H 3200 3000 29 0000 C CNN
+F 3 "" H 3000 2900 60 0000 C CNN
+ 1 3000 2900
+ -1 0 0 1
+$EndComp
+$Comp
+L eSim_NPN Q1
+U 1 1 6739CEC7
+P 2800 4200
+F 0 "Q1" H 2700 4250 50 0000 R CNN
+F 1 "eSim_NPN" H 2750 4350 50 0000 R CNN
+F 2 "" H 3000 4300 29 0000 C CNN
+F 3 "" H 2800 4200 60 0000 C CNN
+ 1 2800 4200
+ 1 0 0 -1
+$EndComp
+$Comp
+L eSim_NPN Q5
+U 1 1 6739CEE0
+P 4300 4200
+F 0 "Q5" H 4200 4250 50 0000 R CNN
+F 1 "eSim_NPN" H 4250 4350 50 0000 R CNN
+F 2 "" H 4500 4300 29 0000 C CNN
+F 3 "" H 4300 4200 60 0000 C CNN
+ 1 4300 4200
+ -1 0 0 -1
+$EndComp
+$Comp
+L eSim_PNP Q6
+U 1 1 6739D026
+P 5000 3100
+F 0 "Q6" H 4900 3150 50 0000 R CNN
+F 1 "eSim_PNP" H 4950 3250 50 0000 R CNN
+F 2 "" H 5200 3200 29 0000 C CNN
+F 3 "" H 5000 3100 60 0000 C CNN
+ 1 5000 3100
+ 1 0 0 1
+$EndComp
+$Comp
+L eSim_PNP Q4
+U 1 1 6739D114
+P 4150 3400
+F 0 "Q4" H 4050 3450 50 0000 R CNN
+F 1 "eSim_PNP" H 4100 3550 50 0000 R CNN
+F 2 "" H 4350 3500 29 0000 C CNN
+F 3 "" H 4150 3400 60 0000 C CNN
+ 1 4150 3400
+ 1 0 0 1
+$EndComp
+$Comp
+L eSim_Diode D2
+U 1 1 6739D123
+P 3850 3100
+F 0 "D2" H 3850 3200 50 0000 C CNN
+F 1 "eSim_Diode" H 3850 3000 50 0000 C CNN
+F 2 "" H 3850 3100 60 0000 C CNN
+F 3 "" H 3850 3100 60 0000 C CNN
+ 1 3850 3100
+ 1 0 0 -1
+$EndComp
+$Comp
+L eSim_Diode D3
+U 1 1 6739D928
+P 5100 2550
+F 0 "D3" H 5100 2650 50 0000 C CNN
+F 1 "eSim_Diode" H 5100 2450 50 0000 C CNN
+F 2 "" H 5100 2550 60 0000 C CNN
+F 3 "" H 5100 2550 60 0000 C CNN
+ 1 5100 2550
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_Diode D1
+U 1 1 6739DE31
+P 2900 5150
+F 0 "D1" H 2900 5250 50 0000 C CNN
+F 1 "eSim_Diode" H 2900 5050 50 0000 C CNN
+F 2 "" H 2900 5150 60 0000 C CNN
+F 3 "" H 2900 5150 60 0000 C CNN
+ 1 2900 5150
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_NPN Q3
+U 1 1 6739DE58
+P 3450 4950
+F 0 "Q3" H 3350 5000 50 0000 R CNN
+F 1 "eSim_NPN" H 3400 5100 50 0000 R CNN
+F 2 "" H 3650 5050 29 0000 C CNN
+F 3 "" H 3450 4950 60 0000 C CNN
+ 1 3450 4950
+ 1 0 0 -1
+$EndComp
+$Comp
+L eSim_PNP Q8
+U 1 1 6739E7CF
+P 6400 3950
+F 0 "Q8" H 6300 4000 50 0000 R CNN
+F 1 "eSim_PNP" H 6350 4100 50 0000 R CNN
+F 2 "" H 6600 4050 29 0000 C CNN
+F 3 "" H 6400 3950 60 0000 C CNN
+ 1 6400 3950
+ 1 0 0 1
+$EndComp
+$Comp
+L eSim_PNP Q7
+U 1 1 6739E976
+P 5700 3100
+F 0 "Q7" H 5600 3150 50 0000 R CNN
+F 1 "eSim_PNP" H 5650 3250 50 0000 R CNN
+F 2 "" H 5900 3200 29 0000 C CNN
+F 3 "" H 5700 3100 60 0000 C CNN
+ 1 5700 3100
+ -1 0 0 1
+$EndComp
+$Comp
+L eSim_Diode D4
+U 1 1 6739E9A5
+P 5950 3650
+F 0 "D4" H 5950 3750 50 0000 C CNN
+F 1 "eSim_Diode" H 5950 3550 50 0000 C CNN
+F 2 "" H 5950 3650 60 0000 C CNN
+F 3 "" H 5950 3650 60 0000 C CNN
+ 1 5950 3650
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 2900 4400 4200 4400
+Wire Wire Line
+ 2900 4000 2900 3100
+Wire Wire Line
+ 4000 3100 4800 3100
+Wire Wire Line
+ 3950 3400 2900 3400
+Connection ~ 2900 3400
+Wire Wire Line
+ 3700 3100 3400 3100
+Wire Wire Line
+ 3400 3100 3400 3400
+Connection ~ 3400 3400
+Wire Wire Line
+ 4250 3200 4250 3100
+Connection ~ 4250 3100
+Wire Wire Line
+ 5100 3300 5100 4750
+Wire Wire Line
+ 5100 3600 4250 3600
+Wire Wire Line
+ 4500 4200 4500 4600
+Wire Wire Line
+ 4500 4600 2500 4600
+Wire Wire Line
+ 2600 4200 2500 4200
+Wire Wire Line
+ 3200 2900 5100 2900
+Wire Wire Line
+ 5100 2900 5100 2700
+Wire Wire Line
+ 2900 2700 2900 2300
+Wire Wire Line
+ 2900 2300 7950 2300
+Wire Wire Line
+ 5100 2300 5100 2400
+Wire Wire Line
+ 2900 5000 2900 4950
+Wire Wire Line
+ 2500 4950 3250 4950
+Wire Wire Line
+ 3550 4750 3550 4400
+Connection ~ 3550 4400
+Wire Wire Line
+ 2900 5300 2900 5550
+Wire Wire Line
+ 2900 5550 8000 5550
+Wire Wire Line
+ 3550 5150 3550 5550
+Connection ~ 3550 5550
+Wire Wire Line
+ 4200 4000 4200 3950
+Wire Wire Line
+ 4200 3950 6200 3950
+Wire Wire Line
+ 5600 3300 5600 3950
+Connection ~ 5600 3950
+Wire Wire Line
+ 5800 3650 5700 3650
+Wire Wire Line
+ 5700 3650 5700 3950
+Connection ~ 5700 3950
+Wire Wire Line
+ 6100 3650 7150 3650
+Wire Wire Line
+ 6500 3650 6500 3750
+Wire Wire Line
+ 5600 2300 5600 2900
+Connection ~ 5100 2300
+$Comp
+L eSim_PNP Q10
+U 1 1 6739F10B
+P 7350 3650
+F 0 "Q10" H 7250 3700 50 0000 R CNN
+F 1 "eSim_PNP" H 7300 3800 50 0000 R CNN
+F 2 "" H 7550 3750 29 0000 C CNN
+F 3 "" H 7350 3650 60 0000 C CNN
+ 1 7350 3650
+ 1 0 0 1
+$EndComp
+Connection ~ 6500 3650
+$Comp
+L eSim_Diode D5
+U 1 1 6739F185
+P 7450 2750
+F 0 "D5" H 7450 2850 50 0000 C CNN
+F 1 "eSim_Diode" H 7450 2650 50 0000 C CNN
+F 2 "" H 7450 2750 60 0000 C CNN
+F 3 "" H 7450 2750 60 0000 C CNN
+ 1 7450 2750
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_Diode D6
+U 1 1 6739F3EA
+P 7450 5150
+F 0 "D6" H 7450 5250 50 0000 C CNN
+F 1 "eSim_Diode" H 7450 5050 50 0000 C CNN
+F 2 "" H 7450 5150 60 0000 C CNN
+F 3 "" H 7450 5150 60 0000 C CNN
+ 1 7450 5150
+ 0 1 1 0
+$EndComp
+$Comp
+L eSim_NPN Q9
+U 1 1 6739F41F
+P 6700 4950
+F 0 "Q9" H 6600 5000 50 0000 R CNN
+F 1 "eSim_NPN" H 6650 5100 50 0000 R CNN
+F 2 "" H 6900 5050 29 0000 C CNN
+F 3 "" H 6700 4950 60 0000 C CNN
+ 1 6700 4950
+ -1 0 0 -1
+$EndComp
+$Comp
+L eSim_NPN Q11
+U 1 1 6739F984
+P 7350 4650
+F 0 "Q11" H 7250 4700 50 0000 R CNN
+F 1 "eSim_NPN" H 7300 4800 50 0000 R CNN
+F 2 "" H 7550 4750 29 0000 C CNN
+F 3 "" H 7350 4650 60 0000 C CNN
+ 1 7350 4650
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 7450 3850 7450 4450
+Wire Wire Line
+ 6500 4150 7450 4150
+Connection ~ 7450 4150
+Wire Wire Line
+ 7450 4850 7450 5000
+Wire Wire Line
+ 6900 4950 7450 4950
+Connection ~ 7450 4950
+Wire Wire Line
+ 7450 5300 7450 5550
+Connection ~ 7450 5550
+Wire Wire Line
+ 6600 5150 6600 5550
+Connection ~ 6600 5550
+Wire Wire Line
+ 7450 2300 7450 2600
+Connection ~ 5600 2300
+Wire Wire Line
+ 5900 3100 7450 3100
+Connection ~ 7450 3100
+Wire Wire Line
+ 5100 4750 6600 4750
+Connection ~ 5100 3600
+Wire Wire Line
+ 7150 4650 6600 4650
+Wire Wire Line
+ 6600 4650 6600 4750
+Wire Wire Line
+ 7450 4350 7950 4350
+Connection ~ 7450 4350
+Connection ~ 7450 2300
+Connection ~ 2900 4950
+$Comp
+L PORT U1
+U 7 1 673A5D57
+P 8200 2300
+F 0 "U1" H 8250 2400 30 0000 C CNN
+F 1 "PORT" H 8200 2300 30 0000 C CNN
+F 2 "" H 8200 2300 60 0000 C CNN
+F 3 "" H 8200 2300 60 0000 C CNN
+ 7 8200 2300
+ -1 0 0 1
+$EndComp
+$Comp
+L PORT U1
+U 6 1 673A5F78
+P 8200 4350
+F 0 "U1" H 8250 4450 30 0000 C CNN
+F 1 "PORT" H 8200 4350 30 0000 C CNN
+F 2 "" H 8200 4350 60 0000 C CNN
+F 3 "" H 8200 4350 60 0000 C CNN
+ 6 8200 4350
+ -1 0 0 1
+$EndComp
+$Comp
+L PORT U1
+U 2 1 673A669D
+P 2250 4200
+F 0 "U1" H 2300 4300 30 0000 C CNN
+F 1 "PORT" H 2250 4200 30 0000 C CNN
+F 2 "" H 2250 4200 60 0000 C CNN
+F 3 "" H 2250 4200 60 0000 C CNN
+ 2 2250 4200
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 3 1 673A66F6
+P 2250 4600
+F 0 "U1" H 2300 4700 30 0000 C CNN
+F 1 "PORT" H 2250 4600 30 0000 C CNN
+F 2 "" H 2250 4600 60 0000 C CNN
+F 3 "" H 2250 4600 60 0000 C CNN
+ 3 2250 4600
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 1 1 673A7187
+P 2150 1850
+F 0 "U1" H 2200 1950 30 0000 C CNN
+F 1 "PORT" H 2150 1850 30 0000 C CNN
+F 2 "" H 2150 1850 60 0000 C CNN
+F 3 "" H 2150 1850 60 0000 C CNN
+ 1 2150 1850
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 7900 6000 7700 6000
+NoConn ~ 7700 6000
+Wire Wire Line
+ 2400 1850 2650 1850
+NoConn ~ 2650 1850
+Wire Wire Line
+ 7450 2900 7450 3450
+$Comp
+L PORT U1
+U 5 1 673A9E14
+P 2250 4950
+F 0 "U1" H 2300 5050 30 0000 C CNN
+F 1 "PORT" H 2250 4950 30 0000 C CNN
+F 2 "" H 2250 4950 60 0000 C CNN
+F 3 "" H 2250 4950 60 0000 C CNN
+ 5 2250 4950
+ 1 0 0 -1
+$EndComp
+$Comp
+L PORT U1
+U 4 1 673AA0F8
+P 8250 5550
+F 0 "U1" H 8300 5650 30 0000 C CNN
+F 1 "PORT" H 8250 5550 30 0000 C CNN
+F 2 "" H 8250 5550 60 0000 C CNN
+F 3 "" H 8250 5550 60 0000 C CNN
+ 4 8250 5550
+ -1 0 0 1
+$EndComp
+$Comp
+L PORT U1
+U 8 1 673AA6CB
+P 8150 6000
+F 0 "U1" H 8200 6100 30 0000 C CNN
+F 1 "PORT" H 8150 6000 30 0000 C CNN
+F 2 "" H 8150 6000 60 0000 C CNN
+F 3 "" H 8150 6000 60 0000 C CNN
+ 8 8150 6000
+ -1 0 0 1
+$EndComp
+$EndSCHEMATC
diff --git a/library/SubcircuitLibrary/ca3080/ca3080.sub b/library/SubcircuitLibrary/ca3080/ca3080.sub
new file mode 100644
index 00000000..263cea77
--- /dev/null
+++ b/library/SubcircuitLibrary/ca3080/ca3080.sub
@@ -0,0 +1,26 @@
+* Subcircuit ca3080
+.subckt ca3080 ? net-_q1-pad2_ net-_q5-pad2_ net-_d1-pad2_ net-_d1-pad1_ net-_q10-pad1_ net-_d3-pad1_ ?
+* c:\fossee\esim\library\subcircuitlibrary\ca3080\ca3080.cir
+.include NPN.lib
+.include PNP.lib
+.include D.lib
+q2 net-_d2-pad1_ net-_d3-pad2_ net-_d3-pad1_ Q2N2907A
+q1 net-_d2-pad1_ net-_q1-pad2_ net-_q1-pad3_ Q2N2222
+q5 net-_d4-pad1_ net-_q5-pad2_ net-_q1-pad3_ Q2N2222
+q6 net-_q11-pad2_ net-_d2-pad2_ net-_d3-pad2_ Q2N2907A
+q4 net-_q11-pad2_ net-_d2-pad1_ net-_d2-pad2_ Q2N2907A
+d2 net-_d2-pad1_ net-_d2-pad2_ 1N4148
+d3 net-_d3-pad1_ net-_d3-pad2_ 1N4148
+d1 net-_d1-pad1_ net-_d1-pad2_ 1N4148
+q3 net-_q1-pad3_ net-_d1-pad1_ net-_d1-pad2_ Q2N2222
+q8 net-_q10-pad1_ net-_d4-pad1_ net-_d4-pad2_ Q2N2907A
+q7 net-_d4-pad1_ net-_d5-pad2_ net-_d3-pad1_ Q2N2907A
+d4 net-_d4-pad1_ net-_d4-pad2_ 1N4148
+q10 net-_q10-pad1_ net-_d4-pad2_ net-_d5-pad2_ Q2N2907A
+d5 net-_d3-pad1_ net-_d5-pad2_ 1N4148
+d6 net-_d6-pad1_ net-_d1-pad2_ 1N4148
+q9 net-_q11-pad2_ net-_d6-pad1_ net-_d1-pad2_ Q2N2222
+q11 net-_q10-pad1_ net-_q11-pad2_ net-_d6-pad1_ Q2N2222
+* Control Statements
+
+.ends ca3080 \ No newline at end of file
diff --git a/library/SubcircuitLibrary/ca3080/ca3080_Previous_Values.xml b/library/SubcircuitLibrary/ca3080/ca3080_Previous_Values.xml
new file mode 100644
index 00000000..6442215a
--- /dev/null
+++ b/library/SubcircuitLibrary/ca3080/ca3080_Previous_Values.xml
@@ -0,0 +1 @@
+<KicadtoNgspice><source /><model /><devicemodel><q2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q2><q1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q1><q5><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q5><q6><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q6><q4><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q4><d2><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d2><d3><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d3><d1><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d1><q3><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q3><q8><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q8><q7><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q7><d4><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d4><q10><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\PNP.lib</field></q10><d5><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d5><d6><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Diode\D.lib</field></d6><q9><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q9><q11><field>C:\FOSSEE\eSim\library\deviceModelLibrary\Transistor\NPN.lib</field></q11></devicemodel><subcircuit /><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time">1</field1><field2 name="Step Time">2</field2><field3 name="Stop Time">6</field3><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis></KicadtoNgspice> \ No newline at end of file