diff options
Diffstat (limited to 'library/SubcircuitLibrary/DM74184')
24 files changed, 2847 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/DM74184/3_and-cache.lib b/library/SubcircuitLibrary/DM74184/3_and-cache.lib new file mode 100644 index 00000000..af058641 --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/3_and-cache.lib @@ -0,0 +1,61 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 B +X ~ 2 250 0 100 L 30 30 2 1 B +X ~ 3 250 0 100 L 30 30 3 1 B +X ~ 4 250 0 100 L 30 30 4 1 B +X ~ 5 250 0 100 L 30 30 5 1 B +X ~ 6 250 0 100 L 30 30 6 1 B +X ~ 7 250 0 100 L 30 30 7 1 B +X ~ 8 250 0 100 L 30 30 8 1 B +X ~ 9 250 0 100 L 30 30 9 1 B +X ~ 10 250 0 100 L 30 30 10 1 B +X ~ 11 250 0 100 L 30 30 11 1 B +X ~ 12 250 0 100 L 30 30 12 1 B +X ~ 13 250 0 100 L 30 30 13 1 B +X ~ 14 250 0 100 L 30 30 14 1 B +X ~ 15 250 0 100 L 30 30 15 1 B +X ~ 16 250 0 100 L 30 30 16 1 B +X ~ 17 250 0 100 L 30 30 17 1 B +X ~ 18 250 0 100 L 30 30 18 1 B +X ~ 19 250 0 100 L 30 30 19 1 B +X ~ 20 250 0 100 L 30 30 20 1 B +X ~ 21 250 0 100 L 30 30 21 1 B +X ~ 22 250 0 100 L 30 30 22 1 B +X ~ 23 250 0 100 L 30 30 23 1 B +X ~ 24 250 0 100 L 30 30 24 1 B +X ~ 25 250 0 100 L 30 30 25 1 B +X ~ 26 250 0 100 L 30 30 26 1 B +ENDDRAW +ENDDEF +# +# d_and +# +DEF d_and U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_and" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 +A 150 49 100 6 900 0 1 0 N 250 50 150 150 +P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N +X IN1 1 -450 100 200 R 50 50 1 1 I +X IN2 2 -450 0 200 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/DM74184/3_and.cir b/library/SubcircuitLibrary/DM74184/3_and.cir new file mode 100644 index 00000000..ba296cf0 --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/3_and.cir @@ -0,0 +1,13 @@ +* C:\Users\malli\eSim\src\SubcircuitLibrary\3_and\3_and.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 03/26/19 18:42:57 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U2 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U2-Pad3_ d_and +U3 Net-_U2-Pad3_ Net-_U1-Pad3_ Net-_U1-Pad4_ d_and +U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ PORT + +.end diff --git a/library/SubcircuitLibrary/DM74184/3_and.cir.out b/library/SubcircuitLibrary/DM74184/3_and.cir.out new file mode 100644 index 00000000..d7cf79a0 --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/3_and.cir.out @@ -0,0 +1,20 @@ +* c:\users\malli\esim\src\subcircuitlibrary\3_and\3_and.cir + +* u2 net-_u1-pad1_ net-_u1-pad2_ net-_u2-pad3_ d_and +* u3 net-_u2-pad3_ net-_u1-pad3_ net-_u1-pad4_ d_and +* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ port +a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u2-pad3_ u2 +a2 [net-_u2-pad3_ net-_u1-pad3_ ] net-_u1-pad4_ u3 +* Schematic Name: d_and, NgSpice Name: d_and +.model u2 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u3 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/DM74184/3_and.pro b/library/SubcircuitLibrary/DM74184/3_and.pro new file mode 100644 index 00000000..00597a5a --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/3_and.pro @@ -0,0 +1,43 @@ +update=05/31/19 15:26:09 +version=1 +last_client=eeschema +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir=../../../kicadSchematicLibrary +[eeschema/libraries] +LibName1=eSim_Analog +LibName2=eSim_Devices +LibName3=eSim_Digital +LibName4=eSim_Hybrid +LibName5=eSim_Miscellaneous +LibName6=eSim_Plot +LibName7=eSim_Power +LibName8=eSim_User +LibName9=eSim_Sources +LibName10=eSim_Subckt diff --git a/library/SubcircuitLibrary/DM74184/3_and.sch b/library/SubcircuitLibrary/DM74184/3_and.sch new file mode 100644 index 00000000..d6ac89f9 --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/3_and.sch @@ -0,0 +1,130 @@ +EESchema Schematic File Version 2 +LIBS:power +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:valves +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Plot +LIBS:eSim_Power +LIBS:eSim_PSpice +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_User +LIBS:3_and-cache +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L d_and U2 +U 1 1 5C9A24D8 +P 4250 2700 +F 0 "U2" H 4250 2700 60 0000 C CNN +F 1 "d_and" H 4300 2800 60 0000 C CNN +F 2 "" H 4250 2700 60 0000 C CNN +F 3 "" H 4250 2700 60 0000 C CNN + 1 4250 2700 + 1 0 0 -1 +$EndComp +$Comp +L d_and U3 +U 1 1 5C9A2538 +P 5150 2900 +F 0 "U3" H 5150 2900 60 0000 C CNN +F 1 "d_and" H 5200 3000 60 0000 C CNN +F 2 "" H 5150 2900 60 0000 C CNN +F 3 "" H 5150 2900 60 0000 C CNN + 1 5150 2900 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 1 1 5C9A259A +P 3050 2600 +F 0 "U1" H 3100 2700 30 0000 C CNN +F 1 "PORT" H 3050 2600 30 0000 C CNN +F 2 "" H 3050 2600 60 0000 C CNN +F 3 "" H 3050 2600 60 0000 C CNN + 1 3050 2600 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 2 1 5C9A25D9 +P 3050 2800 +F 0 "U1" H 3100 2900 30 0000 C CNN +F 1 "PORT" H 3050 2800 30 0000 C CNN +F 2 "" H 3050 2800 60 0000 C CNN +F 3 "" H 3050 2800 60 0000 C CNN + 2 3050 2800 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 5C9A260A +P 3050 3100 +F 0 "U1" H 3100 3200 30 0000 C CNN +F 1 "PORT" H 3050 3100 30 0000 C CNN +F 2 "" H 3050 3100 60 0000 C CNN +F 3 "" H 3050 3100 60 0000 C CNN + 3 3050 3100 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 5C9A2637 +P 6900 2850 +F 0 "U1" H 6950 2950 30 0000 C CNN +F 1 "PORT" H 6900 2850 30 0000 C CNN +F 2 "" H 6900 2850 60 0000 C CNN +F 3 "" H 6900 2850 60 0000 C CNN + 4 6900 2850 + -1 0 0 1 +$EndComp +Wire Wire Line + 4700 2650 4700 2800 +Wire Wire Line + 5600 2850 6650 2850 +Wire Wire Line + 3800 2600 3300 2600 +Wire Wire Line + 3800 2700 3300 2700 +Wire Wire Line + 3300 2700 3300 2800 +Wire Wire Line + 3300 3100 4700 3100 +Wire Wire Line + 4700 3100 4700 2900 +Text Notes 3500 2600 0 60 ~ 12 +in1 +Text Notes 3450 2800 0 60 ~ 12 +in2\n +Text Notes 3500 3100 0 60 ~ 12 +in3 +Text Notes 6100 2850 0 60 ~ 12 +out +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/DM74184/3_and.sub b/library/SubcircuitLibrary/DM74184/3_and.sub new file mode 100644 index 00000000..3d9120bb --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/3_and.sub @@ -0,0 +1,14 @@ +* Subcircuit 3_and +.subckt 3_and net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ +* c:\users\malli\esim\src\subcircuitlibrary\3_and\3_and.cir +* u2 net-_u1-pad1_ net-_u1-pad2_ net-_u2-pad3_ d_and +* u3 net-_u2-pad3_ net-_u1-pad3_ net-_u1-pad4_ d_and +a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u2-pad3_ u2 +a2 [net-_u2-pad3_ net-_u1-pad3_ ] net-_u1-pad4_ u3 +* Schematic Name: d_and, NgSpice Name: d_and +.model u2 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u3 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) +* Control Statements + +.ends 3_and
\ No newline at end of file diff --git a/library/SubcircuitLibrary/DM74184/3_and_Previous_Values.xml b/library/SubcircuitLibrary/DM74184/3_and_Previous_Values.xml new file mode 100644 index 00000000..abc5faaa --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/3_and_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source /><model><u2 name="type">d_and<field1 name="Enter Fall Delay (default=1.0e-9)" /><field2 name="Enter Input Load (default=1.0e-12)" /><field3 name="Enter Rise Delay (default=1.0e-9)" /></u2><u3 name="type">d_and<field4 name="Enter Fall Delay (default=1.0e-9)" /><field5 name="Enter Input Load (default=1.0e-12)" /><field6 name="Enter Rise Delay (default=1.0e-9)" /></u3></model><devicemodel /><subcircuit /><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">Sec</field4><field5 name="Step Combo">Sec</field5><field6 name="Stop Combo">Sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/DM74184/4_OR-cache.lib b/library/SubcircuitLibrary/DM74184/4_OR-cache.lib new file mode 100644 index 00000000..155f5e60 --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/4_OR-cache.lib @@ -0,0 +1,63 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 B +X ~ 2 250 0 100 L 30 30 2 1 B +X ~ 3 250 0 100 L 30 30 3 1 B +X ~ 4 250 0 100 L 30 30 4 1 B +X ~ 5 250 0 100 L 30 30 5 1 B +X ~ 6 250 0 100 L 30 30 6 1 B +X ~ 7 250 0 100 L 30 30 7 1 B +X ~ 8 250 0 100 L 30 30 8 1 B +X ~ 9 250 0 100 L 30 30 9 1 B +X ~ 10 250 0 100 L 30 30 10 1 B +X ~ 11 250 0 100 L 30 30 11 1 B +X ~ 12 250 0 100 L 30 30 12 1 B +X ~ 13 250 0 100 L 30 30 13 1 B +X ~ 14 250 0 100 L 30 30 14 1 B +X ~ 15 250 0 100 L 30 30 15 1 B +X ~ 16 250 0 100 L 30 30 16 1 B +X ~ 17 250 0 100 L 30 30 17 1 B +X ~ 18 250 0 100 L 30 30 18 1 B +X ~ 19 250 0 100 L 30 30 19 1 B +X ~ 20 250 0 100 L 30 30 20 1 B +X ~ 21 250 0 100 L 30 30 21 1 B +X ~ 22 250 0 100 L 30 30 22 1 B +X ~ 23 250 0 100 L 30 30 23 1 B +X ~ 24 250 0 100 L 30 30 24 1 B +X ~ 25 250 0 100 L 30 30 25 1 B +X ~ 26 250 0 100 L 30 30 26 1 B +ENDDRAW +ENDDEF +# +# d_or +# +DEF d_or U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_or" 0 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A -450 50 224 266 -266 0 1 0 N -250 150 -250 -50 +A -25 -124 325 574 323 0 1 0 N 150 150 250 50 +A 74 125 191 -665 -231 0 1 0 N 150 -50 250 50 +P 2 0 1 0 -250 -50 150 -50 N +P 2 0 1 0 -250 150 150 150 N +X IN1 1 -450 100 215 R 50 50 1 1 I +X IN2 2 -450 0 215 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/DM74184/4_OR.cir b/library/SubcircuitLibrary/DM74184/4_OR.cir new file mode 100644 index 00000000..b338b7b5 --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/4_OR.cir @@ -0,0 +1,14 @@ +* C:\Users\malli\eSim\src\SubcircuitLibrary\4_OR\4_OR.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 03/28/19 22:47:12 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U2 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U2-Pad3_ d_or +U3 Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U3-Pad3_ d_or +U4 Net-_U2-Pad3_ Net-_U3-Pad3_ Net-_U1-Pad5_ d_or +U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ PORT + +.end diff --git a/library/SubcircuitLibrary/DM74184/4_OR.cir.out b/library/SubcircuitLibrary/DM74184/4_OR.cir.out new file mode 100644 index 00000000..adb6b01b --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/4_OR.cir.out @@ -0,0 +1,24 @@ +* c:\users\malli\esim\src\subcircuitlibrary\4_or\4_or.cir + +* u2 net-_u1-pad1_ net-_u1-pad2_ net-_u2-pad3_ d_or +* u3 net-_u1-pad3_ net-_u1-pad4_ net-_u3-pad3_ d_or +* u4 net-_u2-pad3_ net-_u3-pad3_ net-_u1-pad5_ d_or +* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ port +a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u2-pad3_ u2 +a2 [net-_u1-pad3_ net-_u1-pad4_ ] net-_u3-pad3_ u3 +a3 [net-_u2-pad3_ net-_u3-pad3_ ] net-_u1-pad5_ u4 +* Schematic Name: d_or, NgSpice Name: d_or +.model u2 d_or(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u3 d_or(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u4 d_or(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/DM74184/4_OR.pro b/library/SubcircuitLibrary/DM74184/4_OR.pro new file mode 100644 index 00000000..881563eb --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/4_OR.pro @@ -0,0 +1,44 @@ +update=06/01/19 12:36:09 +version=1 +last_client=eeschema +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir=../../../kicadSchematicLibrary +[eeschema/libraries] +LibName1=power +LibName2=eSim_Analog +LibName3=eSim_Devices +LibName4=eSim_Digital +LibName5=eSim_Hybrid +LibName6=eSim_Miscellaneous +LibName7=eSim_Plot +LibName8=eSim_Power +LibName9=eSim_User +LibName10=eSim_Sources +LibName11=eSim_Subckt diff --git a/library/SubcircuitLibrary/DM74184/4_OR.sch b/library/SubcircuitLibrary/DM74184/4_OR.sch new file mode 100644 index 00000000..11896865 --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/4_OR.sch @@ -0,0 +1,150 @@ +EESchema Schematic File Version 2 +LIBS:power +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Plot +LIBS:eSim_Power +LIBS:eSim_PSpice +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_User +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L d_or U2 +U 1 1 5C9D00E1 +P 4300 2950 +F 0 "U2" H 4300 2950 60 0000 C CNN +F 1 "d_or" H 4300 3050 60 0000 C CNN +F 2 "" H 4300 2950 60 0000 C CNN +F 3 "" H 4300 2950 60 0000 C CNN + 1 4300 2950 + 1 0 0 -1 +$EndComp +$Comp +L d_or U3 +U 1 1 5C9D011F +P 4300 3350 +F 0 "U3" H 4300 3350 60 0000 C CNN +F 1 "d_or" H 4300 3450 60 0000 C CNN +F 2 "" H 4300 3350 60 0000 C CNN +F 3 "" H 4300 3350 60 0000 C CNN + 1 4300 3350 + 1 0 0 -1 +$EndComp +$Comp +L d_or U4 +U 1 1 5C9D0141 +P 5250 3150 +F 0 "U4" H 5250 3150 60 0000 C CNN +F 1 "d_or" H 5250 3250 60 0000 C CNN +F 2 "" H 5250 3150 60 0000 C CNN +F 3 "" H 5250 3150 60 0000 C CNN + 1 5250 3150 + 1 0 0 -1 +$EndComp +Wire Wire Line + 4800 3050 4800 2900 +Wire Wire Line + 4800 2900 4750 2900 +Wire Wire Line + 4800 3150 4800 3300 +Wire Wire Line + 4800 3300 4750 3300 +Wire Wire Line + 3350 2850 3850 2850 +Wire Wire Line + 3850 2950 3600 2950 +Wire Wire Line + 3850 3250 3350 3250 +Wire Wire Line + 3600 2950 3600 3000 +Wire Wire Line + 3600 3000 3350 3000 +Wire Wire Line + 3850 3350 3850 3400 +Wire Wire Line + 3850 3400 3350 3400 +Wire Wire Line + 5700 3100 6200 3100 +$Comp +L PORT U1 +U 1 1 5C9D01F4 +P 3100 2850 +F 0 "U1" H 3150 2950 30 0000 C CNN +F 1 "PORT" H 3100 2850 30 0000 C CNN +F 2 "" H 3100 2850 60 0000 C CNN +F 3 "" H 3100 2850 60 0000 C CNN + 1 3100 2850 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 2 1 5C9D022F +P 3100 3000 +F 0 "U1" H 3150 3100 30 0000 C CNN +F 1 "PORT" H 3100 3000 30 0000 C CNN +F 2 "" H 3100 3000 60 0000 C CNN +F 3 "" H 3100 3000 60 0000 C CNN + 2 3100 3000 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 3 1 5C9D0271 +P 3100 3250 +F 0 "U1" H 3150 3350 30 0000 C CNN +F 1 "PORT" H 3100 3250 30 0000 C CNN +F 2 "" H 3100 3250 60 0000 C CNN +F 3 "" H 3100 3250 60 0000 C CNN + 3 3100 3250 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 4 1 5C9D0299 +P 3100 3400 +F 0 "U1" H 3150 3500 30 0000 C CNN +F 1 "PORT" H 3100 3400 30 0000 C CNN +F 2 "" H 3100 3400 60 0000 C CNN +F 3 "" H 3100 3400 60 0000 C CNN + 4 3100 3400 + 1 0 0 -1 +$EndComp +$Comp +L PORT U1 +U 5 1 5C9D02C2 +P 6450 3100 +F 0 "U1" H 6500 3200 30 0000 C CNN +F 1 "PORT" H 6450 3100 30 0000 C CNN +F 2 "" H 6450 3100 60 0000 C CNN +F 3 "" H 6450 3100 60 0000 C CNN + 5 6450 3100 + -1 0 0 1 +$EndComp +Text Notes 3450 2850 0 60 ~ 12 +in1 +Text Notes 3450 3000 0 60 ~ 12 +in2 +Text Notes 3450 3250 0 60 ~ 12 +in3 +Text Notes 3450 3400 0 60 ~ 12 +in4 +Text Notes 5800 3100 0 60 ~ 12 +out +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/DM74184/4_OR.sub b/library/SubcircuitLibrary/DM74184/4_OR.sub new file mode 100644 index 00000000..d1fd3a24 --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/4_OR.sub @@ -0,0 +1,18 @@ +* Subcircuit 4_OR +.subckt 4_OR net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ +* c:\users\malli\esim\src\subcircuitlibrary\4_or\4_or.cir +* u2 net-_u1-pad1_ net-_u1-pad2_ net-_u2-pad3_ d_or +* u3 net-_u1-pad3_ net-_u1-pad4_ net-_u3-pad3_ d_or +* u4 net-_u2-pad3_ net-_u3-pad3_ net-_u1-pad5_ d_or +a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u2-pad3_ u2 +a2 [net-_u1-pad3_ net-_u1-pad4_ ] net-_u3-pad3_ u3 +a3 [net-_u2-pad3_ net-_u3-pad3_ ] net-_u1-pad5_ u4 +* Schematic Name: d_or, NgSpice Name: d_or +.model u2 d_or(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u3 d_or(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u4 d_or(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 ) +* Control Statements + +.ends 4_OR
\ No newline at end of file diff --git a/library/SubcircuitLibrary/DM74184/4_OR_Previous_Values.xml b/library/SubcircuitLibrary/DM74184/4_OR_Previous_Values.xml new file mode 100644 index 00000000..0683d9eb --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/4_OR_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source /><model><u2 name="type">d_or<field1 name="Enter Fall Delay (default=1.0e-9)" /><field2 name="Enter Input Load (default=1.0e-12)" /><field3 name="Enter Rise Delay (default=1.0e-9)" /></u2><u3 name="type">d_or<field4 name="Enter Fall Delay (default=1.0e-9)" /><field5 name="Enter Input Load (default=1.0e-12)" /><field6 name="Enter Rise Delay (default=1.0e-9)" /></u3><u4 name="type">d_or<field7 name="Enter Fall Delay (default=1.0e-9)" /><field8 name="Enter Input Load (default=1.0e-12)" /><field9 name="Enter Rise Delay (default=1.0e-9)" /></u4></model><devicemodel /><subcircuit /><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">Sec</field4><field5 name="Step Combo">Sec</field5><field6 name="Stop Combo">Sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/DM74184/DM74184-cache.lib b/library/SubcircuitLibrary/DM74184/DM74184-cache.lib new file mode 100644 index 00000000..e50044d3 --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/DM74184-cache.lib @@ -0,0 +1,153 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# 3_and +# +DEF 3_and X 0 40 Y Y 1 F N +F0 "X" 100 -50 60 H V C CNN +F1 "3_and" 150 150 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 150 50 158 716 -716 0 1 0 N 200 200 200 -100 +P 2 0 1 0 -150 200 200 200 N +P 3 0 1 0 -150 200 -150 -100 200 -100 N +X in1 1 -350 150 200 R 50 50 1 1 I +X in2 2 -350 50 200 R 50 50 1 1 I +X in3 3 -350 -50 200 R 50 50 1 1 I +X out 4 500 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# 4_OR +# +DEF 4_OR X 0 40 Y Y 1 F N +F0 "X" 150 -100 60 H V C CNN +F1 "4_OR" 150 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A -800 0 650 226 -226 0 1 0 N -200 250 -200 -250 +A -73 134 444 -599 -176 0 1 0 N 150 -250 350 0 +A -30 -99 393 627 146 0 1 0 N 150 250 350 0 +P 2 0 1 0 -200 -250 150 -250 N +P 2 0 1 0 -200 250 150 250 N +X in1 1 -350 150 200 R 50 50 1 1 I +X in2 2 -350 50 200 R 50 50 1 1 I +X in3 3 -350 -50 200 R 50 50 1 1 I +X in4 4 -350 -150 200 R 50 50 1 1 I +X out 5 550 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# PORT +# +DEF PORT U 0 40 Y Y 26 F N +F0 "U" 50 100 30 H V C CNN +F1 "PORT" 0 0 30 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0 +A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50 +S -100 50 100 -50 0 1 0 N +X ~ 1 250 0 100 L 30 30 1 1 B +X ~ 2 250 0 100 L 30 30 2 1 B +X ~ 3 250 0 100 L 30 30 3 1 B +X ~ 4 250 0 100 L 30 30 4 1 B +X ~ 5 250 0 100 L 30 30 5 1 B +X ~ 6 250 0 100 L 30 30 6 1 B +X ~ 7 250 0 100 L 30 30 7 1 B +X ~ 8 250 0 100 L 30 30 8 1 B +X ~ 9 250 0 100 L 30 30 9 1 B +X ~ 10 250 0 100 L 30 30 10 1 B +X ~ 11 250 0 100 L 30 30 11 1 B +X ~ 12 250 0 100 L 30 30 12 1 B +X ~ 13 250 0 100 L 30 30 13 1 B +X ~ 14 250 0 100 L 30 30 14 1 B +X ~ 15 250 0 100 L 30 30 15 1 B +X ~ 16 250 0 100 L 30 30 16 1 B +X ~ 17 250 0 100 L 30 30 17 1 B +X ~ 18 250 0 100 L 30 30 18 1 B +X ~ 19 250 0 100 L 30 30 19 1 B +X ~ 20 250 0 100 L 30 30 20 1 B +X ~ 21 250 0 100 L 30 30 21 1 B +X ~ 22 250 0 100 L 30 30 22 1 B +X ~ 23 250 0 100 L 30 30 23 1 B +X ~ 24 250 0 100 L 30 30 24 1 B +X ~ 25 250 0 100 L 30 30 25 1 B +X ~ 26 250 0 100 L 30 30 26 1 B +ENDDRAW +ENDDEF +# +# d_and +# +DEF d_and U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_and" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 149 50 100 -894 0 0 1 0 N 150 -50 250 50 +A 150 49 100 6 900 0 1 0 N 250 50 150 150 +P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N +X IN1 1 -450 100 200 R 50 50 1 1 I +X IN2 2 -450 0 200 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_inverter +# +DEF d_inverter U 0 40 Y Y 1 F N +F0 "U" 0 -100 60 H V C CNN +F1 "d_inverter" 0 150 60 H V C CNN +F2 "" 50 -50 60 H V C CNN +F3 "" 50 -50 60 H V C CNN +DRAW +P 4 0 1 0 -100 50 -100 -50 100 0 -100 50 N +X ~ 1 -300 0 200 R 50 50 1 1 I +X ~ 2 300 0 200 L 50 50 1 1 O I +ENDDRAW +ENDDEF +# +# d_or +# +DEF d_or U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_or" 0 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A -450 50 224 266 -266 0 1 0 N -250 150 -250 -50 +A -25 -124 325 574 323 0 1 0 N 150 150 250 50 +A 74 125 191 -665 -231 0 1 0 N 150 -50 250 50 +P 2 0 1 0 -250 -50 150 -50 N +P 2 0 1 0 -250 150 150 150 N +X IN1 1 -450 100 215 R 50 50 1 1 I +X IN2 2 -450 0 215 R 50 50 1 1 I +X OUT 3 450 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# d_xor +# +DEF d_xor U 0 40 Y Y 1 F N +F0 "U" 0 0 60 H V C CNN +F1 "d_xor" 50 100 47 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A -450 50 224 266 -266 0 1 0 N -250 150 -250 -50 +A -350 50 180 -337 337 0 1 0 N -200 -50 -200 150 +A -25 -124 325 574 323 0 1 0 N 150 150 250 50 +A 74 125 191 -665 -231 0 1 0 N 150 -50 250 50 +P 2 0 1 0 150 -50 -200 -50 N +P 2 0 1 0 150 150 -200 150 N +X IN1 1 -450 100 215 R 50 43 1 1 I +X IN2 2 -450 0 215 R 50 43 1 1 I +X OUT 3 450 50 200 L 50 39 1 1 O +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/DM74184/DM74184.cir b/library/SubcircuitLibrary/DM74184/DM74184.cir new file mode 100644 index 00000000..01f5ca41 --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/DM74184.cir @@ -0,0 +1,40 @@ +* C:\Users\HP\OneDrive\Documents\FOSSEE\eSim\library\SubcircuitLibrary\DM74184\DM74184.cir + +* EESchema Netlist Version 1.1 (Spice format) creation date: 06/03/25 12:05:52 + +* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N +* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0 + +* Sheet Name: / +U3 /Y6 Net-_U3-Pad2_ d_inverter +U4 /Y5 Net-_U4-Pad2_ d_inverter +U5 /Y3 Net-_U5-Pad2_ d_inverter +U6 /Y2 Net-_U6-Pad2_ d_inverter +U2 /Y1 /Y1 /A d_or +U1 /Y6 /Y5 /Y4 /Y3 /Y2 /Y1 ? ? ? /A /B /C /D /E PORT +X1 /Y6 Net-_U4-Pad2_ /Y2 Net-_X1-Pad4_ 3_and +X2 Net-_U3-Pad2_ Net-_U4-Pad2_ /Y2 Net-_X2-Pad4_ 3_and +X4 Net-_U3-Pad2_ /Y5 Net-_U6-Pad2_ Net-_X3-Pad3_ 3_and +U7 /Y6 /Y5 Net-_U7-Pad3_ d_and +X3 Net-_X1-Pad4_ Net-_X2-Pad4_ Net-_X3-Pad3_ Net-_U7-Pad3_ /B 4_OR +X5 /Y6 Net-_U4-Pad2_ Net-_U5-Pad2_ Net-_X5-Pad4_ 3_and +X7 Net-_U3-Pad2_ Net-_U4-Pad2_ /Y3 Net-_X6-Pad2_ 3_and +U8 /Y3 /Y2 Net-_U8-Pad3_ d_xor +X8 Net-_U8-Pad3_ /Y5 Net-_U3-Pad2_ Net-_X6-Pad3_ 3_and +U9 /Y5 /Y6 Net-_U9-Pad3_ d_and +X6 Net-_X5-Pad4_ Net-_X6-Pad2_ Net-_X6-Pad3_ Net-_U9-Pad3_ /C 4_OR +U10 /Y5 /Y6 Net-_U10-Pad3_ d_and +U11 /Y4 /Y3 Net-_U11-Pad3_ d_xor +X9 Net-_U11-Pad3_ Net-_U4-Pad2_ /Y6 Net-_X10-Pad2_ 3_and +X11 Net-_U3-Pad2_ Net-_U4-Pad2_ /Y4 Net-_X10-Pad3_ 3_and +U12 /Y2 /Y3 Net-_U12-Pad3_ d_and +U14 Net-_U12-Pad3_ /Y4 Net-_U13-Pad1_ d_xor +X12 Net-_U13-Pad2_ /Y5 Net-_U3-Pad2_ Net-_X10-Pad4_ 3_and +U13 Net-_U13-Pad1_ Net-_U13-Pad2_ d_inverter +X10 Net-_U10-Pad3_ Net-_X10-Pad2_ Net-_X10-Pad3_ Net-_X10-Pad4_ /D 4_OR +U15 /Y2 /Y3 Net-_U15-Pad3_ d_and +U16 Net-_U15-Pad3_ /Y4 Net-_U16-Pad3_ d_or +U17 Net-_U17-Pad1_ /Y6 /E d_or +X13 Net-_U16-Pad3_ /Y5 Net-_U3-Pad2_ Net-_U17-Pad1_ 3_and + +.end diff --git a/library/SubcircuitLibrary/DM74184/DM74184.cir.out b/library/SubcircuitLibrary/DM74184/DM74184.cir.out new file mode 100644 index 00000000..e86da212 --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/DM74184.cir.out @@ -0,0 +1,91 @@ +* c:\users\hp\onedrive\documents\fossee\esim\library\subcircuitlibrary\dm74184\dm74184.cir + +.include 4_OR.sub +.include 3_and.sub +* u3 /y6 net-_u3-pad2_ d_inverter +* u4 /y5 net-_u4-pad2_ d_inverter +* u5 /y3 net-_u5-pad2_ d_inverter +* u6 /y2 net-_u6-pad2_ d_inverter +* u2 /y1 /y1 /a d_or +* u1 /y6 /y5 /y4 /y3 /y2 /y1 ? ? ? /a /b /c /d /e port +x1 /y6 net-_u4-pad2_ /y2 net-_x1-pad4_ 3_and +x2 net-_u3-pad2_ net-_u4-pad2_ /y2 net-_x2-pad4_ 3_and +x4 net-_u3-pad2_ /y5 net-_u6-pad2_ net-_x3-pad3_ 3_and +* u7 /y6 /y5 net-_u7-pad3_ d_and +x3 net-_x1-pad4_ net-_x2-pad4_ net-_x3-pad3_ net-_u7-pad3_ /b 4_OR +x5 /y6 net-_u4-pad2_ net-_u5-pad2_ net-_x5-pad4_ 3_and +x7 net-_u3-pad2_ net-_u4-pad2_ /y3 net-_x6-pad2_ 3_and +* u8 /y3 /y2 net-_u8-pad3_ d_xor +x8 net-_u8-pad3_ /y5 net-_u3-pad2_ net-_x6-pad3_ 3_and +* u9 /y5 /y6 net-_u9-pad3_ d_and +x6 net-_x5-pad4_ net-_x6-pad2_ net-_x6-pad3_ net-_u9-pad3_ /c 4_OR +* u10 /y5 /y6 net-_u10-pad3_ d_and +* u11 /y4 /y3 net-_u11-pad3_ d_xor +x9 net-_u11-pad3_ net-_u4-pad2_ /y6 net-_x10-pad2_ 3_and +x11 net-_u3-pad2_ net-_u4-pad2_ /y4 net-_x10-pad3_ 3_and +* u12 /y2 /y3 net-_u12-pad3_ d_and +* u14 net-_u12-pad3_ /y4 net-_u13-pad1_ d_xor +x12 net-_u13-pad2_ /y5 net-_u3-pad2_ net-_x10-pad4_ 3_and +* u13 net-_u13-pad1_ net-_u13-pad2_ d_inverter +x10 net-_u10-pad3_ net-_x10-pad2_ net-_x10-pad3_ net-_x10-pad4_ /d 4_OR +* u15 /y2 /y3 net-_u15-pad3_ d_and +* u16 net-_u15-pad3_ /y4 net-_u16-pad3_ d_or +* u17 net-_u17-pad1_ /y6 /e d_or +x13 net-_u16-pad3_ /y5 net-_u3-pad2_ net-_u17-pad1_ 3_and +a1 /y6 net-_u3-pad2_ u3 +a2 /y5 net-_u4-pad2_ u4 +a3 /y3 net-_u5-pad2_ u5 +a4 /y2 net-_u6-pad2_ u6 +a5 [/y1 /y1 ] /a u2 +a6 [/y6 /y5 ] net-_u7-pad3_ u7 +a7 [/y3 /y2 ] net-_u8-pad3_ u8 +a8 [/y5 /y6 ] net-_u9-pad3_ u9 +a9 [/y5 /y6 ] net-_u10-pad3_ u10 +a10 [/y4 /y3 ] net-_u11-pad3_ u11 +a11 [/y2 /y3 ] net-_u12-pad3_ u12 +a12 [net-_u12-pad3_ /y4 ] net-_u13-pad1_ u14 +a13 net-_u13-pad1_ net-_u13-pad2_ u13 +a14 [/y2 /y3 ] net-_u15-pad3_ u15 +a15 [net-_u15-pad3_ /y4 ] net-_u16-pad3_ u16 +a16 [net-_u17-pad1_ /y6 ] /e u17 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u2 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u7 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u8 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u9 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u10 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u11 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u12 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u14 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u13 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u15 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u16 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u17 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +.tran 0e-00 0e-00 0e-00 + +* Control Statements +.control +run +print allv > plot_data_v.txt +print alli > plot_data_i.txt +.endc +.end diff --git a/library/SubcircuitLibrary/DM74184/DM74184.dcm b/library/SubcircuitLibrary/DM74184/DM74184.dcm new file mode 100644 index 00000000..1980d0d1 --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/DM74184.dcm @@ -0,0 +1,7 @@ +EESchema-DOCLIB Version 2.0 +# +$CMP SCR +D Thyristor +$ENDCMP +# +#End Doc Library diff --git a/library/SubcircuitLibrary/DM74184/DM74184.lib b/library/SubcircuitLibrary/DM74184/DM74184.lib new file mode 100644 index 00000000..0e19a432 --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/DM74184.lib @@ -0,0 +1,1001 @@ +EESchema-LIBRARY Version 2.3 +#encoding utf-8 +# +# 10bitDAC +# +DEF 10bitDAC X 0 40 Y Y 1 F N +F0 "X" 0 50 60 H V C CNN +F1 "10bitDAC" -50 -50 60 H V C CNN +F2 "" 0 50 60 H I C CNN +F3 "" 0 50 60 H I C CNN +DRAW +S -500 500 400 -600 0 1 0 N +X D0 1 -700 -500 200 R 50 50 1 1 I +X D1 2 -700 -400 200 R 50 50 1 1 I +X D2 3 -700 -300 200 R 50 50 1 1 I +X D3 4 -700 -200 200 R 50 50 1 1 I +X D4 5 -700 -100 200 R 50 50 1 1 I +X D5 6 -700 0 200 R 50 50 1 1 I +X D6 7 -700 100 200 R 50 50 1 1 I +X D7 8 -700 200 200 R 50 50 1 1 I +X D8 9 -700 300 200 R 50 50 1 1 I +X D9 10 -700 400 200 R 50 50 1 1 I +X AnalogOut 11 600 350 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# 2BITMUL +# +DEF 2BITMUL X 0 40 Y Y 1 F N +F0 "X" 0 0 60 H V C CNN +F1 "2BITMUL" 0 0 60 H V C CNN +F2 "" 0 0 60 H I C CNN +F3 "" 0 0 60 H I C CNN +DRAW +S -300 400 300 -400 0 1 0 N +X A0 1 -500 300 200 R 50 50 1 1 I +X A1 2 -500 150 200 R 50 50 1 1 I +X B0 3 -500 -50 200 R 50 50 1 1 I +X B1 4 -500 -250 200 R 50 50 1 1 I +X M0 5 500 250 200 L 50 50 1 1 O +X M1 6 500 100 200 L 50 50 1 1 O +X M2 7 500 -50 200 L 50 50 1 1 O +X M3 8 500 -250 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# 3_and +# +DEF 3_and X 0 40 Y Y 1 F N +F0 "X" 100 -50 60 H V C CNN +F1 "3_and" 150 150 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 150 50 158 716 -716 0 1 0 N 200 200 200 -100 +P 2 0 1 0 -150 200 200 200 N +P 3 0 1 0 -150 200 -150 -100 200 -100 N +X in1 1 -350 150 200 R 50 50 1 1 I +X in2 2 -350 50 200 R 50 50 1 1 I +X in3 3 -350 -50 200 R 50 50 1 1 I +X out 4 500 50 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# 4_OR +# +DEF 4_OR X 0 40 Y Y 1 F N +F0 "X" 150 -100 60 H V C CNN +F1 "4_OR" 150 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A -800 0 650 226 -226 0 1 0 N -200 250 -200 -250 +A -73 134 444 -599 -176 0 1 0 N 150 -250 350 0 +A -30 -99 393 627 146 0 1 0 N 150 250 350 0 +P 2 0 1 0 -200 -250 150 -250 N +P 2 0 1 0 -200 250 150 250 N +X in1 1 -350 150 200 R 50 50 1 1 I +X in2 2 -350 50 200 R 50 50 1 1 I +X in3 3 -350 -50 200 R 50 50 1 1 I +X in4 4 -350 -150 200 R 50 50 1 1 I +X out 5 550 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# 4_and +# +DEF 4_and X 0 40 Y Y 1 F N +F0 "X" 50 -50 60 H V C CNN +F1 "4_and" 100 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 100 0 206 760 -760 0 1 0 N 150 200 150 -200 +P 2 0 1 0 -200 200 150 200 N +P 4 0 1 0 -200 200 -200 -200 50 -200 150 -200 N +X in1 1 -400 150 200 R 50 50 1 1 I +X in2 2 -400 50 200 R 50 50 1 1 I +X in3 3 -400 -50 200 R 50 50 1 1 I +X in4 4 -400 -150 200 R 50 50 1 1 I +X out 5 500 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# 54HC164 +# +DEF 54HC164 X 0 40 Y Y 1 F N +F0 "X" 200 250 60 H V C CNN +F1 "54HC164" 200 550 60 H V C CNN +F2 "" 200 250 60 H I C CNN +F3 "" 200 250 60 H I C CNN +DRAW +S -450 1450 900 -700 0 1 0 N +X A 1 -650 1200 200 R 50 50 1 1 I +X B 2 -650 950 200 R 50 50 1 1 I +X CLR_BAR 3 -650 700 200 R 50 50 1 1 I +X CLK 4 -650 450 200 R 50 50 1 1 I +X QA 5 -650 150 200 R 50 50 1 1 O +X QE 6 -650 -150 200 R 50 50 1 1 O +X QB 7 -650 -450 200 R 50 50 1 1 O +X QF 8 1100 -450 200 L 50 50 1 1 O +X QC 9 1100 -150 200 L 50 50 1 1 O +X QG 10 1100 150 200 L 50 50 1 1 O +X QD 11 1100 450 200 L 50 50 1 1 O +X QH 12 1100 700 200 L 50 50 1 1 O +X VCC 13 1100 950 200 L 50 50 1 1 I +X GND 14 1100 1200 200 L 50 50 1 1 I +ENDDRAW +ENDDEF +# +# 556 +# +DEF 556 X 0 40 Y Y 1 F N +F0 "X" 0 0 60 H V C CNN +F1 "556" 0 0 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S -300 400 250 -550 0 1 0 N +X dis1 1 -500 150 200 R 50 50 1 1 I +X thr1 2 -500 -150 200 R 50 50 1 1 I +X cv1 3 -150 -750 200 U 50 50 1 1 I +X rst1 4 -200 600 200 D 50 50 1 1 I +X out1 5 -500 0 200 R 50 50 1 1 O +X trig1 6 -500 -300 200 R 50 50 1 1 I +X gnd 7 0 -750 200 U 50 50 1 1 I +X trig2 8 450 -300 200 L 50 50 1 1 I +X out2 9 450 0 200 L 50 50 1 1 O +X rst2 10 100 600 200 D 50 50 1 1 I +X cv2 11 150 -750 200 U 50 50 1 1 I +X thr2 12 450 -150 200 L 50 50 1 1 I +X dis2 13 450 150 200 L 50 50 1 1 I +X vcc 14 -50 600 200 D 50 50 1 1 I +ENDDRAW +ENDDEF +# +# 5_and +# +DEF 5_and X 0 40 Y Y 1 F N +F0 "X" 50 -100 60 H V C CNN +F1 "5_and" 100 150 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +A 100 0 255 787 -787 0 1 0 N 150 250 150 -250 +P 2 0 1 0 -250 250 150 250 N +P 3 0 1 0 -250 250 -250 -250 150 -250 N +X in1 1 -450 200 200 R 50 50 1 1 I +X in2 2 -450 100 200 R 50 50 1 1 I +X in3 3 -450 0 200 R 50 50 1 1 I +X in4 4 -450 -100 200 R 50 50 1 1 I +X in5 5 -450 -200 200 R 50 50 1 1 I +X out 6 550 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# 8282 +# +DEF 8282 X 0 40 Y Y 1 F N +F0 "X" 100 0 60 H V C CNN +F1 "8282" 100 100 60 H V C CNN +F2 "" 100 0 60 H I C CNN +F3 "" 100 0 60 H I C CNN +DRAW +S -1450 600 1450 -550 0 1 0 N +X A3 1 -150 800 200 D 50 50 1 1 I +X A0 2 -1100 800 200 D 50 50 1 1 I +X A1 3 -750 800 200 D 50 50 1 1 I +X A2 4 -450 800 200 D 50 50 1 1 I +X STB 5 -1650 250 200 R 50 50 1 1 I +X OE_BAR 6 -1650 -150 200 R 50 50 1 1 I +X B0 7 -1050 -750 200 U 50 50 1 1 O +X B1 8 -750 -750 200 U 50 50 1 1 O +X B2 9 -450 -750 200 U 50 50 1 1 O +X B3 10 -150 -750 200 U 50 50 1 1 O +X GND 20 1650 -200 200 L 50 50 1 1 I +X A4 11 200 800 200 D 50 50 1 1 I +X A5 12 500 800 200 D 50 50 1 1 I +X A6 13 800 800 200 D 50 50 1 1 I +X A7 14 1100 800 200 D 50 50 1 1 I +X B4 15 200 -750 200 U 50 50 1 1 O +X B5 16 550 -750 200 U 50 50 1 1 O +X B6 17 850 -750 200 U 50 50 1 1 O +X B7 18 1150 -750 200 U 50 50 1 1 O +X VCC 19 1650 250 200 L 50 50 1 1 I +ENDDRAW +ENDDEF +# +# 8286 +# +DEF 8286 X 0 40 Y Y 1 F N +F0 "X" 150 -100 60 H V C CNN +F1 "8286" 100 50 60 H V C CNN +F2 "" 150 -100 60 H I C CNN +F3 "" 150 -100 60 H I C CNN +DRAW +S -1150 500 1400 -500 0 1 0 N +X OE_BAR 1 -1350 -200 200 R 50 50 1 1 I +X TRANS/RXR_BAR 2 -1350 150 200 R 50 50 1 1 I +X A0 3 -850 700 200 D 50 50 1 1 B +X B0 4 -800 -700 200 U 50 50 1 1 B +X A1 5 -600 700 200 D 50 50 1 1 B +X B1 6 -600 -700 200 U 50 50 1 1 B +X A2 7 -350 700 200 D 50 50 1 1 B +X B2 8 -350 -700 200 U 50 50 1 1 B +X A3 9 -100 700 200 D 50 50 1 1 B +X B3 10 -100 -700 200 U 50 50 1 1 B +X GND 20 1200 -700 200 U 50 50 1 1 I +X A4 11 150 700 200 D 50 50 1 1 B +X B4 12 150 -700 200 U 50 50 1 1 B +X A5 13 400 700 200 D 50 50 1 1 B +X B5 14 450 -700 200 U 50 50 1 1 B +X A6 15 650 700 200 D 50 50 1 1 B +X B6 16 700 -700 200 U 50 50 1 1 B +X A7 17 950 700 200 D 50 50 1 1 B +X B7 18 950 -700 200 U 50 50 1 1 B +X VCC 19 1200 700 200 D 50 50 1 1 I +ENDDRAW +ENDDEF +# +# CMOS_NAND +# +DEF CMOS_NAND X 0 40 Y Y 1 F N +F0 "X" -100 -150 60 H V C CNN +F1 "CMOS_NAND" 0 -50 60 H V C CNN +F2 "" 0 0 60 H I C CNN +F3 "" 0 0 60 H I C CNN +DRAW +A 150 -50 381 668 -668 0 1 0 N 300 300 300 -400 +C 550 0 50 0 1 0 N +P 2 0 1 0 -350 300 300 300 N +P 3 0 1 0 -350 300 -350 -400 300 -400 N +X in1 1 -550 250 200 R 50 50 1 1 I +X in2 2 -550 -300 200 R 50 50 1 1 I +X out 3 800 0 279 L 79 79 1 1 I +ENDDRAW +ENDDEF +# +# Clock_pulse_generator +# +DEF Clock_pulse_generator X 0 40 Y Y 1 F N +F0 "X" 0 0 60 H V C CNN +F1 "Clock_pulse_generator" 0 -100 60 H V C CNN +F2 "" 0 0 60 H I C CNN +F3 "" 0 0 60 H I C CNN +DRAW +S -550 200 600 -300 0 1 0 N +X Vdd 1 -750 100 200 R 50 50 1 1 I +X R 2 -750 -50 200 R 50 50 1 1 I +X C 3 -750 -200 200 R 50 50 1 1 I +X Clkout 4 800 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# DM74184 +# +DEF DM74184 X 0 40 Y Y 1 F N +F0 "X" 50 -50 60 H V C CNN +F1 "DM74184" 50 150 60 H V C CNN +F2 "" 50 -50 60 H I C CNN +F3 "" 50 -50 60 H I C CNN +DRAW +S -400 900 450 -700 0 1 0 N +X Y6 1 -600 700 200 R 50 50 1 1 I +X Y5 2 -600 500 200 R 50 50 1 1 I +X Y4 3 -600 300 200 R 50 50 1 1 I +X Y3 4 -600 100 200 R 50 50 1 1 I +X Y2 5 -600 -100 200 R 50 50 1 1 I +X Y1 6 -600 -300 200 R 50 50 1 1 I +X E_BAR 7 -600 -500 200 R 50 50 1 1 I +X GND 8 650 -500 200 L 50 50 1 1 I +X VCC 9 650 -300 200 L 50 50 1 1 I +X A 10 650 -100 200 L 50 50 1 1 O +X B 11 650 100 200 L 50 50 1 1 O +X C 12 650 300 200 L 50 50 1 1 O +X D 13 650 500 200 L 50 50 1 1 O +X E 14 650 700 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# DM74185A +# +DEF DM74185A X 0 40 Y Y 1 F N +F0 "X" -250 900 60 H V C CNN +F1 "DM74185A" -250 1100 60 H V C CNN +F2 "" -250 850 60 H I C CNN +F3 "" -250 850 60 H I C CNN +DRAW +S -800 1900 250 100 0 1 0 N +X A 1 -1000 1700 200 R 50 50 1 1 I +X B 2 -1000 1500 200 R 50 50 1 1 I +X C 3 -1000 1300 200 R 50 50 1 1 I +X D 4 -1000 1100 200 R 50 50 1 1 I +X E 5 -1000 900 200 R 50 50 1 1 I +X E_BAR 6 -1000 700 200 R 50 50 1 1 I +X VCC 7 -1000 500 200 R 50 50 1 1 I +X GND 8 -1000 300 200 R 50 50 1 1 I +X Y1 9 450 300 200 L 50 50 1 1 O +X Y8 10 450 500 200 L 50 50 1 1 O +X Y2 11 450 700 200 L 50 50 1 1 O +X Y7 12 450 900 200 L 50 50 1 1 O +X Y6 13 450 1100 200 L 50 50 1 1 O +X Y3 14 450 1300 200 L 50 50 1 1 O +X Y5 15 450 1500 200 L 50 50 1 1 O +X Y4 16 450 1700 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# ICL7660 +# +DEF ICL7660 X 0 40 Y Y 1 F N +F0 "X" 100 -200 60 H V C CNN +F1 "ICL7660" 100 250 60 H V C CNN +F2 "" 100 -200 60 H I C CNN +F3 "" 100 -200 60 H I C CNN +DRAW +S -450 800 600 -650 0 1 0 N +X NC 1 -650 450 200 R 50 50 1 1 N +X CAP+ 2 -650 150 200 R 50 50 1 1 I +X CAP- 3 -650 -150 200 R 50 50 1 1 I +X GND 4 -650 -400 200 R 50 50 1 1 I +X LV 5 800 -400 200 L 50 50 1 1 I +X VIN 6 800 -150 200 L 50 50 1 1 I +X OSC 7 800 150 200 L 50 50 1 1 N +X OUT 8 800 450 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# ICTEST_741 +# +DEF ICTEST_741 X 0 40 Y Y 1 F N +F0 "X" -150 -150 60 H V C CNN +F1 "ICTEST_741" -100 50 60 H V C CNN +F2 "" -150 -150 60 H I C CNN +F3 "" -150 -150 60 H I C CNN +DRAW +S -750 800 500 -750 0 1 0 N +X NON_INV 1 -950 500 200 R 50 50 1 1 I +X OFF_NULL 2 -950 150 200 R 50 50 1 1 I +X OFF_NULL 3 -950 -200 200 R 50 50 1 1 I +X INV 4 -950 -450 200 R 50 50 1 1 I +X NC 5 700 -450 200 L 50 50 1 1 N +X OUT 6 700 -200 200 L 50 50 1 1 O +X VCC 7 700 150 200 L 50 50 1 1 I +X VEE 8 700 500 200 L 50 50 1 1 I +ENDDRAW +ENDDEF +# +# IC_4002 +# +DEF IC_4002 X 0 40 Y Y 1 F N +F0 "X" 0 150 60 H V C CNN +F1 "IC_4002" 0 0 60 H V C CNN +F2 "" 50 -150 60 H V C CNN +F3 "" 50 -150 60 H V C CNN +DRAW +S -250 350 250 -400 0 1 0 N +X 1Y 1 -450 250 200 R 50 50 1 1 O +X 1A 2 -450 150 200 R 50 50 1 1 I +X 1B 3 -450 50 200 R 50 50 1 1 I +X 1C 4 -450 -50 200 R 50 50 1 1 I +X 1D 5 -450 -150 200 R 50 50 1 1 I +X NC 6 -450 -250 200 R 50 50 1 1 I +X GND 7 -450 -350 200 R 50 50 1 1 I +X NC 8 450 -350 200 L 50 50 1 1 I +X 2A 9 450 -250 200 L 50 50 1 1 I +X 2B 10 450 -150 200 L 50 50 1 1 I +X 2C 11 450 -50 200 L 50 50 1 1 I +X 2D 12 450 50 200 L 50 50 1 1 I +X 2Y 13 450 150 200 L 50 50 1 1 O +X VCC 14 450 250 200 L 50 50 1 1 I +ENDDRAW +ENDDEF +# +# IC_4012 +# +DEF IC_4012 X 0 40 Y Y 1 F N +F0 "X" 0 0 60 H V C CNN +F1 "IC_4012" 0 200 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S -300 400 350 -400 0 1 0 N +X Q1 1 -500 300 200 R 50 50 1 1 O +X A1 2 -500 200 200 R 50 50 1 1 I +X B1 3 -500 100 200 R 50 50 1 1 I +X C1 4 -500 0 200 R 50 50 1 1 I +X D1 5 -500 -100 200 R 50 50 1 1 I +X NC 6 -500 -200 200 R 50 50 1 1 N +X VSS 7 -500 -300 200 R 50 50 1 1 I +X NC 8 550 -300 200 L 50 50 1 1 N +X A2 9 550 -200 200 L 50 50 1 1 I +X B2 10 550 -100 200 L 50 50 1 1 I +X C2 11 550 0 200 L 50 50 1 1 I +X D2 12 550 100 200 L 50 50 1 1 I +X Q2 13 550 200 200 L 50 50 1 1 O +X VDD 14 550 300 200 L 50 50 1 1 I +ENDDRAW +ENDDEF +# +# IC_4017 +# +DEF IC_4017 X 0 40 Y Y 1 F N +F0 "X" 0 0 60 H V C CNN +F1 "IC_4017" 0 0 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S -350 850 400 -850 0 1 0 N +X 1 1 600 650 200 L 50 50 1 1 O +X 2 2 600 500 200 L 50 50 1 1 O +X 3 3 600 350 200 L 50 50 1 1 O +X 4 4 600 200 200 L 50 50 1 1 O +X 5 5 600 50 200 L 50 50 1 1 O +X 6 6 600 -100 200 L 50 50 1 1 O +X 7 7 600 -250 200 L 50 50 1 1 O +X 8 8 600 -400 200 L 50 50 1 1 O +X 9 9 600 -600 200 L 50 50 1 1 O +X 10 10 600 -750 200 L 50 50 1 1 O +X RST 11 -550 -400 200 R 50 50 1 1 I +X CLK 12 -550 350 200 R 50 50 1 1 I +ENDDRAW +ENDDEF +# +# IC_4023 +# +DEF IC_4023 X 0 40 Y Y 1 F N +F0 "X" 0 -100 60 H V C CNN +F1 "IC_4023" 0 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S -300 450 300 -450 0 1 0 N +X A1 1 -500 300 200 R 50 50 1 1 I +X B1 2 -500 200 200 R 50 50 1 1 I +X A2 3 -500 100 200 R 50 50 1 1 I +X B2 4 -500 0 200 R 50 50 1 1 I +X C2 5 -500 -100 200 R 50 50 1 1 I +X Q2 6 -500 -200 200 R 50 50 1 1 O +X Vss 7 -500 -300 200 R 50 50 1 1 I +X C1 8 500 -300 200 L 50 50 1 1 I +X Q1 9 500 -200 200 L 50 50 1 1 O +X Q3 10 500 -100 200 L 50 50 1 1 O +X C3 11 500 0 200 L 50 50 1 1 I +X B3 12 500 100 200 L 50 50 1 1 I +X A3 13 500 200 200 L 50 50 1 1 I +X Vdd 14 500 300 200 L 50 50 1 1 I +ENDDRAW +ENDDEF +# +# IC_4028 +# +DEF IC_4028 X 0 40 Y Y 1 F N +F0 "X" 0 -100 60 H V C CNN +F1 "IC_4028" 0 50 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S -300 450 300 -450 0 1 0 N +X Q4 1 -500 350 200 R 50 50 1 1 O +X Q2 2 -500 250 200 R 50 50 1 1 O +X Q0 3 -500 150 200 R 50 50 1 1 O +X Q7 4 -500 50 200 R 50 50 1 1 O +X Q9 5 -500 -50 200 R 50 50 1 1 O +X Q5 6 -500 -150 200 R 50 50 1 1 O +X Q6 7 -500 -250 200 R 50 50 1 1 O +X Vss 8 -500 -350 200 R 50 50 1 1 I +X Q8 9 500 -350 200 L 50 50 1 1 O +X A0 10 500 -250 200 L 50 50 1 1 I +X A3 11 500 -150 200 L 50 50 1 1 I +X A2 12 500 -50 200 L 50 50 1 1 I +X A1 13 500 50 200 L 50 50 1 1 I +X Q1 14 500 150 200 L 50 50 1 1 O +X Q3 15 500 250 200 L 50 50 1 1 O +X Vdd 16 500 350 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# IC_4073 +# +DEF IC_4073 X 0 40 Y Y 1 F N +F0 "X" 0 -100 60 H V C CNN +F1 "IC_4073" 0 50 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S -300 400 300 -400 0 1 0 N +X A1 1 -500 300 200 R 50 50 1 1 I +X B1 2 -500 200 200 R 50 50 1 1 I +X A2 3 -500 100 200 R 50 50 1 1 I +X B2 4 -500 0 200 R 50 50 1 1 I +X C2 5 -500 -100 200 R 50 50 1 1 I +X Q2 6 -500 -200 200 R 50 50 1 1 O +X Vss 7 -500 -300 200 R 50 50 1 1 I +X C1 8 500 -300 200 L 50 50 1 1 I +X Q1 9 500 -200 200 L 50 50 1 1 O +X Q3 10 500 -100 200 L 50 50 1 1 O +X A3 11 500 0 200 L 50 50 1 1 I +X B3 12 500 100 200 L 50 50 1 1 I +X C3 13 500 200 200 L 50 50 1 1 I +X Vdd 14 500 300 200 L 50 50 1 1 I +ENDDRAW +ENDDEF +# +# IC_74153 +# +DEF IC_74153 X 0 40 Y Y 1 F N +F0 "X" 100 50 60 H V C CNN +F1 "IC_74153" 100 150 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +T 0 100 -200 60 0 0 0 4:1 Normal 0 C C +T 0 100 -100 60 0 0 0 DUAL Normal 0 C C +T 0 100 -300 60 0 0 0 MUX Normal 0 C C +S -200 500 350 -550 0 1 0 N +X a0 1 -400 350 200 R 50 50 1 1 I +X a1 2 -400 250 200 R 50 50 1 1 I +X a2 3 -400 150 200 R 50 50 1 1 I +X a3 4 -400 50 200 R 50 50 1 1 I +X EA 5 0 700 200 D 50 50 1 1 I I +X b0 6 -400 -150 200 R 50 50 1 1 I +X b1 7 -400 -250 200 R 50 50 1 1 I +X b2 8 -400 -350 200 R 50 50 1 1 I +X b3 9 -400 -450 200 R 50 50 1 1 I +X EB 10 200 700 200 D 50 50 1 1 I I +X s1 11 50 -750 200 U 50 50 1 1 I +X s0 12 150 -750 200 U 50 50 1 1 I +X ya 13 550 250 200 L 50 50 1 1 O +X yb 14 550 -300 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# IC_74154 +# +DEF IC_74154 X 0 40 Y Y 1 F N +F0 "X" 0 -200 60 H V C CNN +F1 "IC_74154" 50 -50 60 H V C CNN +F2 "" 0 50 60 H V C CNN +F3 "" 0 50 60 H V C CNN +DRAW +T 0 0 400 60 0 0 0 4:16~ Normal 0 C C +T 0 0 250 60 0 0 0 decoder Normal 0 C C +S -350 700 400 -700 0 0 0 N +X ~Y0 1 -550 550 200 R 50 50 1 1 O I +X ~Y1 2 -550 450 200 R 50 50 1 1 O I +X ~Y2 3 -550 350 200 R 50 50 1 1 O I +X ~Y3 4 -550 250 200 R 50 50 1 1 O I +X ~Y4 5 -550 150 200 R 50 50 1 1 O I +X ~Y5 6 -550 50 200 R 50 50 1 1 O I +X ~Y6 7 -550 -50 200 R 50 50 1 1 O I +X ~Y7 8 -550 -150 200 R 50 50 1 1 O I +X ~Y8 9 -550 -250 200 R 50 50 1 1 O I +X ~Y9 10 -550 -350 200 R 50 50 1 1 O I +X A3 20 600 150 200 L 50 50 1 1 I +X ~Y10 11 -550 -450 200 R 50 50 1 1 O I +X A2 21 600 250 200 L 50 50 1 1 I +X GND 12 -550 -550 200 R 50 50 1 1 I +X A1 22 600 350 200 L 50 50 1 1 I +X ~Y11 13 600 -550 200 L 50 50 1 1 O I +X A0 23 600 450 200 L 50 50 1 1 I +X ~Y12 14 600 -450 200 L 50 50 1 1 O I +X Vcc 24 600 550 200 L 50 50 1 1 I +X ~Y13 15 600 -350 200 L 50 50 1 1 O I +X ~Y14 16 600 -250 200 L 50 50 1 1 O I +X ~Y15 17 600 -150 200 L 50 50 1 1 O I +X ~E0 18 600 -50 200 L 50 50 1 1 I I +X ~E1 19 600 50 200 L 50 50 1 1 I I +ENDDRAW +ENDDEF +# +# IC_74157 +# +DEF IC_74157 X 0 40 Y Y 1 F N +F0 "X" 50 -50 60 H V C CNN +F1 "IC_74157" 50 100 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +T 0 50 -300 60 0 0 0 2:1 Normal 0 C C +T 0 50 -400 60 0 0 0 MUX Normal 0 C C +T 0 50 -200 60 0 0 0 QUAD Normal 0 C C +S -350 550 400 -650 0 1 0 N +X a0 1 -550 450 200 R 50 50 1 1 I +X a1 2 -550 300 200 R 50 50 1 1 I +X b0 3 -550 200 200 R 50 50 1 1 I +X b1 4 -550 100 200 R 50 50 1 1 I +X c0 5 -550 0 200 R 50 50 1 1 I +X c1 6 -550 -100 200 R 50 50 1 1 I +X d0 7 -550 -200 200 R 50 50 1 1 I +X d1 8 -550 -300 200 R 50 50 1 1 I +X EN 9 -550 -550 200 R 50 50 1 1 I I +X S 10 -550 -450 200 R 50 50 1 1 I +X Yd 11 600 0 200 L 50 50 1 1 O +X Ya 12 600 300 200 L 50 50 1 1 O +X Yb 13 600 200 200 L 50 50 1 1 O +X Yc 14 600 100 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# IC_7485 +# +DEF IC_7485 X 0 40 Y Y 1 F N +F0 "X" -50 -100 60 H V C CNN +F1 "IC_7485" -50 50 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +T 0 0 550 60 0 0 0 4~BIT~comparator Normal 0 C C +S -350 450 400 -400 0 1 0 N +X A<B(in) 1 600 -100 200 L 50 50 1 1 I +X A=B(in) 2 600 -200 200 L 50 50 1 1 I +X A>B(in) 3 600 -300 200 L 50 50 1 1 I +X A3 4 -550 100 200 R 50 50 1 1 I +X B3 5 -550 -350 200 R 50 50 1 1 I +X A2 6 -550 200 200 R 50 50 1 1 I +X B2 7 -550 -250 200 R 50 50 1 1 I +X A1 8 -550 300 200 R 50 50 1 1 I +X B1 9 -550 -150 200 R 50 50 1 1 I +X A0 10 -550 400 200 R 50 50 1 1 I +X B0 11 -550 -50 200 R 50 50 1 1 I +X A>B(out) 12 600 350 200 L 50 50 1 1 O +X A=B(out) 13 600 250 200 L 50 50 1 1 O +X A<B(out) 14 600 150 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# INVCMOS +# +DEF INVCMOS X 0 40 Y Y 1 F N +F0 "X" 0 0 60 H V C CNN +F1 "INVCMOS" -450 150 60 H V C CNN +F2 "" 0 0 60 H I C CNN +F3 "" 0 0 60 H I C CNN +DRAW +C 400 0 112 0 1 0 N +S -250 200 -250 -200 0 1 0 N +P 3 0 1 0 -250 200 300 0 -250 -200 N +X in 1 -450 0 200 R 50 50 1 1 P +X out 2 700 0 200 L 50 50 1 1 P +ENDDRAW +ENDDEF +# +# LM158 +# +DEF LM158 X 0 40 Y Y 1 F N +F0 "X" 0 -50 60 H V C CNN +F1 "LM158" 50 500 60 H V C CNN +F2 "" 0 -50 60 H I C CNN +F3 "" 0 -50 60 H I C CNN +DRAW +S -400 450 450 -550 0 1 0 N +X INV 1 -600 150 200 R 50 50 1 1 I +X NON-INV 2 -600 -200 200 R 50 50 1 1 I +X VCC 4 650 150 200 L 50 50 1 1 I +X OUT 5 650 -150 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# LM555N +# +DEF LM555N X 0 40 Y Y 1 F N +F0 "X" 0 -50 60 H V C CNN +F1 "LM555N" 0 100 60 H V C CNN +F2 "" -50 0 60 H V C CNN +F3 "" -50 0 60 H V C CNN +DRAW +S 350 -400 -350 400 0 1 0 N +X GND 1 0 -600 200 U 50 50 1 1 W +X TR 2 -550 250 200 R 50 50 1 1 I +X Q 3 550 250 200 L 50 50 1 1 O +X R 4 -550 -250 200 R 50 50 1 1 I I +X CV 5 -550 0 200 R 50 50 1 1 I +X THR 6 550 -250 200 L 50 50 1 1 I +X DIS 7 550 0 200 L 50 50 1 1 I +X VCC 8 0 600 200 D 50 50 1 1 W +ENDDRAW +ENDDEF +# +# LM748 +# +DEF LM748 X 0 40 Y Y 1 F N +F0 "X" 0 -150 60 H V C CNN +F1 "LM748" 0 150 60 H V C CNN +F2 "" 0 -150 60 H I C CNN +F3 "" 0 -150 60 H I C CNN +DRAW +S -700 750 700 -750 0 1 0 N +X INV 1 -900 450 200 R 50 50 1 1 I +X NON_INV 2 -900 150 200 R 50 50 1 1 I +X PHASE_COMP1 3 -900 -150 200 R 50 50 1 1 I +X OFFSET_NULL 4 -900 -450 200 R 50 50 1 1 I +X PHASE_COMP2 5 900 -450 200 L 50 50 1 1 I +X V- 6 900 -150 200 L 50 50 1 1 I +X V+ 7 900 150 200 L 50 50 1 1 I +X OUT 8 900 450 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# LM_7812 +# +DEF LM_7812 X 0 40 Y Y 1 F N +F0 "X" 0 50 60 H V C CNN +F1 "LM_7812" 0 150 60 H V C CNN +F2 "" 0 0 60 H I C CNN +F3 "" 0 0 60 H I C CNN +DRAW +S -350 200 350 -200 0 1 0 N +X IN 1 -550 0 200 R 50 50 1 1 I +X GND 2 0 -400 200 U 50 50 1 1 I +X OUT 3 550 0 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# Lm_7805 +# +DEF Lm_7805 X 0 40 Y Y 1 F N +F0 "X" 0 0 60 H V C CNN +F1 "Lm_7805" 50 150 60 H V C CNN +F2 "" 0 0 60 H I C CNN +F3 "" 0 0 60 H I C CNN +DRAW +S -350 100 350 -200 0 1 0 N +X Vin 1 -550 0 200 R 50 50 1 1 P +X GND 2 0 -400 200 U 50 50 1 1 P +X Vout 3 550 0 200 L 50 50 1 1 P +ENDDRAW +ENDDEF +# +# NE555 +# +DEF NE555 X 0 40 Y Y 1 F N +F0 "X" 50 -700 60 H V C CNN +F1 "NE555" 0 850 60 H V C CNN +F2 "" 50 -700 60 H I C CNN +F3 "" 50 -700 60 H I C CNN +DRAW +S -600 800 750 -650 0 1 0 N +X CONT 1 -800 550 200 R 50 50 1 1 I +X THRES 2 -800 250 200 R 50 50 1 1 I +X TRIG 3 -800 -100 200 R 50 50 1 1 I +X RESET 4 -800 -400 200 R 50 50 1 1 I +X DISCH 5 950 -400 200 L 50 50 1 1 O +X VCC 6 950 -100 200 L 50 50 1 1 I +X GND 7 950 250 200 L 50 50 1 1 I +X OUT 8 950 550 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# SCR +# +DEF SCR X 0 10 Y N 1 F N +F0 "X" 150 200 50 H V C CNN +F1 "SCR" 150 -350 50 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +P 2 0 0 0 -200 -150 200 -150 N +P 2 0 1 0 0 -150 -200 -400 N +P 3 0 1 0 -150 100 150 100 0 -150 F +X A 1 0 400 300 D 60 60 1 1 I +X K 2 0 -550 400 U 60 70 1 1 I +X G 3 -350 -400 150 R 60 60 1 1 I +ENDDRAW +ENDDEF +# +# SN5454 +# +DEF SN5454 X 0 40 Y Y 1 F N +F0 "X" 0 -350 60 H V C CNN +F1 "SN5454" 0 50 60 H V C CNN +F2 "" 0 -350 60 H I C CNN +F3 "" 0 -350 60 H I C CNN +DRAW +S -600 1150 550 -1200 0 1 0 N +X A 1 -800 900 200 R 50 50 1 1 I +X C 2 -800 600 200 R 50 50 1 1 I +X D 3 -800 300 200 R 50 50 1 1 I +X B 4 -800 0 200 R 50 50 1 1 I +X E 5 -800 -300 200 R 50 50 1 1 I +X F 6 -800 -600 200 R 50 50 1 1 I +X GND 7 -800 -900 200 R 50 50 1 1 I +X G 8 750 900 200 L 50 50 1 1 I +X H 9 750 600 200 L 50 50 1 1 I +X VDD 10 750 300 200 L 50 50 1 1 I +X OUT 11 750 0 200 L 50 50 1 1 O +X NC 12 750 -300 200 L 50 50 1 1 N +X NU 13 750 -600 200 L 50 50 1 1 I +X NU 14 750 -900 200 L 50 50 1 1 I +ENDDRAW +ENDDEF +# +# UJT +# +DEF UJT X 0 40 Y Y 1 F N +F0 "X" -50 -50 60 H V C CNN +F1 "UJT" 50 -50 60 H V C CNN +F2 "" -50 -50 60 H I C CNN +F3 "" -50 -50 60 H I C CNN +DRAW +C -50 -50 206 0 1 0 N +P 2 0 1 0 -100 100 -100 -200 N +P 3 0 1 0 -250 0 -200 0 -100 -100 N +P 3 0 1 0 -200 -50 -150 -50 -150 0 N +P 3 0 1 0 -100 -150 0 -150 0 -250 N +P 3 0 1 0 -100 50 0 50 0 150 N +X E 1 -450 0 200 R 50 50 1 1 I +X B1 2 0 -450 200 U 50 50 1 1 B +X B2 3 0 350 200 D 50 50 1 1 B +ENDDRAW +ENDDEF +# +# eSim_74LS04 +# +DEF eSim_74LS04 X 0 40 Y Y 1 F N +F0 "X" 0 100 60 H V C CNN +F1 "eSim_74LS04" 0 0 60 H V C CNN +F2 "" 0 0 60 H I C CNN +F3 "" 0 0 60 H I C CNN +DRAW +S 350 500 -350 -500 0 1 0 N +X ~ 1 -550 450 200 R 50 50 1 1 P +X ~ 2 -550 300 200 R 50 50 1 1 P I +X ~ 3 -550 150 200 R 50 50 1 1 P +X ~ 4 -550 0 200 R 50 50 1 1 P I +X ~ 5 -550 -150 200 R 50 50 1 1 P +X ~ 6 -550 -300 200 R 50 50 1 1 P I +X GND 7 -550 -450 200 R 50 50 1 1 P +X ~ 8 550 -450 200 L 50 50 1 1 P I +X ~ 9 550 -300 200 L 50 50 1 1 P +X ~ 10 550 -150 200 L 50 50 1 1 P I +X ~ 11 550 0 200 L 50 50 1 1 P +X ~ 12 550 150 200 L 50 50 1 1 P I +X ~ 13 550 300 200 L 50 50 1 1 P +X VCC 14 550 450 200 L 50 50 1 1 P +ENDDRAW +ENDDEF +# +# full_adder +# +DEF full_adder X 0 40 Y Y 1 F N +F0 "X" 1400 700 60 H V C CNN +F1 "full_adder" 1400 600 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S 800 1150 1950 0 0 1 0 N +X IN1 1 600 950 200 R 50 50 1 1 I +X IN2 2 600 550 200 R 50 50 1 1 I +X CIN 3 600 150 200 R 50 50 1 1 I +X SUM 4 2150 950 200 L 50 50 1 1 O +X COUT 5 2150 150 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# full_sub +# +DEF full_sub X 0 40 Y Y 1 F N +F0 "X" 0 0 60 H V C CNN +F1 "full_sub" 0 0 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S -550 650 450 -600 0 1 0 N +X A 1 -750 400 200 R 50 50 1 1 I +X B 2 -750 200 200 R 50 50 1 1 I +X BIN 3 -750 -200 200 R 50 50 1 1 I +X DIFF 4 650 450 200 L 50 50 1 1 O +X BORROW 5 650 150 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# half_adder +# +DEF half_adder X 0 40 Y Y 1 F N +F0 "X" 900 500 60 H V C CNN +F1 "half_adder" 900 400 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +S 500 800 1250 0 0 1 0 N +X IN1 1 300 700 200 R 50 50 1 1 I +X IN2 2 300 100 200 R 50 50 1 1 I +X SUM 3 1450 700 200 L 50 50 1 1 O +X COUT 4 1450 100 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# half_sub +# +DEF half_sub X 0 40 Y Y 1 F N +F0 "X" 0 0 60 H V C CNN +F1 "half_sub" 0 0 60 H V C CNN +F2 "" 0 0 60 H I C CNN +F3 "" 0 0 60 H I C CNN +DRAW +S -300 300 300 -300 0 1 0 N +X A 1 -500 200 200 R 50 50 1 1 I +X B 2 -500 -100 200 R 50 50 1 1 I +X D 3 500 150 200 L 50 50 1 1 O +X BORROW 4 500 -100 200 L 50 50 1 1 O +ENDDRAW +ENDDEF +# +# lm_741 +# +DEF lm_741 X 0 40 Y Y 1 F N +F0 "X" -200 0 60 H V C CNN +F1 "lm_741" -100 -250 60 H V C CNN +F2 "" 0 0 60 H V C CNN +F3 "" 0 0 60 H V C CNN +DRAW +P 4 0 1 0 -350 350 350 0 -350 -350 -350 350 N +X off_null 1 -50 400 200 D 50 38 1 1 I +X inv 2 -550 150 200 R 50 38 1 1 I +X non_inv 3 -550 -100 200 R 50 38 1 1 I +X v_neg 4 -150 -450 200 U 50 38 1 1 I +X off_null 5 50 350 200 D 50 38 1 1 I +X out 6 550 0 200 L 50 38 1 1 O +X v_pos 7 -150 450 200 D 50 38 1 1 I +X NC 8 150 -300 200 U 50 38 1 1 N +ENDDRAW +ENDDEF +# +# lm_748 +# +DEF lm_748 x 0 40 Y Y 1 F N +F0 "x" -50 -200 60 H V C CNN +F1 "lm_748" -50 50 60 H V C CNN +F2 "" -50 -200 60 H I C CNN +F3 "" -50 -200 60 H I C CNN +DRAW +S -550 600 500 -550 0 1 0 N +X PHASE_COMP 1 -750 400 200 R 50 50 1 1 I +X NON_INV 2 -750 150 200 R 50 50 1 1 I +X OFFSET_NULL 3 -750 -100 200 R 50 50 1 1 I +X INV 4 -750 -350 200 R 50 50 1 1 I +X PHASE_COMP 5 700 -350 200 L 50 50 1 1 I +X VCC 6 700 -100 200 L 50 50 1 1 I +X OUT 7 700 150 200 L 50 50 1 1 O +X VEE 8 700 400 200 L 50 50 1 1 I +ENDDRAW +ENDDEF +# +# sn54als29827 +# +DEF sn54als29827 X 0 40 Y Y 1 F N +F0 "X" -200 0 60 H V C CNN +F1 "sn54als29827" -200 300 39 H V C CNN +F2 "" -200 0 60 H I C CNN +F3 "" -200 0 60 H I C CNN +DRAW +S -350 250 -50 -400 0 1 0 N +X g1 1 -550 200 200 R 31 31 1 1 I +X g2 2 -550 150 200 R 31 31 1 1 I +X a1 3 -550 100 200 R 31 31 1 1 I +X a2 4 -550 50 200 R 31 31 1 1 I +X y1 5 150 200 200 L 31 31 1 1 O +X y2 6 150 150 200 L 31 31 1 1 O +X a9 7 -550 -300 200 R 31 31 1 1 I +X a8 8 -550 -250 200 R 31 31 1 1 I +X a10 9 -550 -350 200 R 31 31 1 1 I +X a7 10 -550 -200 200 R 31 31 1 1 I +X y6 20 150 -50 200 L 31 31 1 1 O +X a6 11 -550 -150 200 R 31 31 1 1 I +X y10 21 150 -250 200 L 31 31 1 1 O +X a4 12 -550 -50 200 R 31 31 1 1 I +X y9 22 150 -200 200 L 31 31 1 1 O +X a3 13 -550 0 200 R 31 31 1 1 I +X vcc 23 150 -300 200 L 31 31 1 1 O +X a5 14 -550 -100 200 R 31 31 1 1 I +X gnd 24 150 -350 200 L 31 31 1 1 O +X y4 15 150 50 200 L 31 31 1 1 O +X y5 16 150 0 200 L 31 31 1 1 O +X y7 17 150 -100 200 L 31 31 1 1 O +X y8 18 150 -150 200 L 31 31 1 1 O +X y3 19 150 100 200 L 31 31 1 1 O +ENDDRAW +ENDDEF +# +#End Library diff --git a/library/SubcircuitLibrary/DM74184/DM74184.pro b/library/SubcircuitLibrary/DM74184/DM74184.pro new file mode 100644 index 00000000..e27a398b --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/DM74184.pro @@ -0,0 +1,73 @@ +update=22/05/2015 07:44:53 +version=1 +last_client=kicad +[general] +version=1 +RootSch= +BoardNm= +[pcbnew] +version=1 +LastNetListRead= +UseCmpFile=1 +PadDrill=0.600000000000 +PadDrillOvalY=0.600000000000 +PadSizeH=1.500000000000 +PadSizeV=1.500000000000 +PcbTextSizeV=1.500000000000 +PcbTextSizeH=1.500000000000 +PcbTextThickness=0.300000000000 +ModuleTextSizeV=1.000000000000 +ModuleTextSizeH=1.000000000000 +ModuleTextSizeThickness=0.150000000000 +SolderMaskClearance=0.000000000000 +SolderMaskMinWidth=0.000000000000 +DrawSegmentWidth=0.200000000000 +BoardOutlineThickness=0.100000000000 +ModuleOutlineThickness=0.150000000000 +[cvpcb] +version=1 +NetIExt=net +[eeschema] +version=1 +LibDir= +[eeschema/libraries] +LibName1=adc-dac +LibName2=memory +LibName3=xilinx +LibName4=microcontrollers +LibName5=dsp +LibName6=microchip +LibName7=analog_switches +LibName8=motorola +LibName9=texas +LibName10=intel +LibName11=audio +LibName12=interface +LibName13=digital-audio +LibName14=philips +LibName15=display +LibName16=cypress +LibName17=siliconi +LibName18=opto +LibName19=atmel +LibName20=contrib +LibName21=power +LibName22=eSim_Plot +LibName23=transistors +LibName24=conn +LibName25=eSim_User +LibName26=regul +LibName27=74xx +LibName28=cmos4000 +LibName29=eSim_Analog +LibName30=eSim_Devices +LibName31=eSim_Digital +LibName32=eSim_Hybrid +LibName33=eSim_Miscellaneous +LibName34=eSim_Power +LibName35=eSim_Sources +LibName36=eSim_Subckt +LibName37=eSim_Nghdl +LibName38=eSim_Ngveri +LibName39=eSim_SKY130 +LibName40=eSim_SKY130_Subckts diff --git a/library/SubcircuitLibrary/DM74184/DM74184.sch b/library/SubcircuitLibrary/DM74184/DM74184.sch new file mode 100644 index 00000000..1c6aab5a --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/DM74184.sch @@ -0,0 +1,799 @@ +EESchema Schematic File Version 2 +LIBS:adc-dac +LIBS:memory +LIBS:xilinx +LIBS:microcontrollers +LIBS:dsp +LIBS:microchip +LIBS:analog_switches +LIBS:motorola +LIBS:texas +LIBS:intel +LIBS:audio +LIBS:interface +LIBS:digital-audio +LIBS:philips +LIBS:display +LIBS:cypress +LIBS:siliconi +LIBS:opto +LIBS:atmel +LIBS:contrib +LIBS:power +LIBS:eSim_Plot +LIBS:transistors +LIBS:conn +LIBS:eSim_User +LIBS:regul +LIBS:74xx +LIBS:cmos4000 +LIBS:eSim_Analog +LIBS:eSim_Devices +LIBS:eSim_Digital +LIBS:eSim_Hybrid +LIBS:eSim_Miscellaneous +LIBS:eSim_Power +LIBS:eSim_Sources +LIBS:eSim_Subckt +LIBS:eSim_Nghdl +LIBS:eSim_Ngveri +LIBS:eSim_SKY130 +LIBS:eSim_SKY130_Subckts +EELAYER 25 0 +EELAYER END +$Descr A4 11693 8268 +encoding utf-8 +Sheet 1 1 +Title "" +Date "" +Rev "" +Comp "" +Comment1 "" +Comment2 "" +Comment3 "" +Comment4 "" +$EndDescr +$Comp +L d_inverter U3 +U 1 1 683E8D74 +P 900 1500 +F 0 "U3" H 900 1400 60 0000 C CNN +F 1 "d_inverter" H 900 1650 60 0000 C CNN +F 2 "" H 950 1450 60 0000 C CNN +F 3 "" H 950 1450 60 0000 C CNN + 1 900 1500 + 0 1 1 0 +$EndComp +$Comp +L d_inverter U4 +U 1 1 683E8E76 +P 1350 1500 +F 0 "U4" H 1350 1400 60 0000 C CNN +F 1 "d_inverter" H 1350 1650 60 0000 C CNN +F 2 "" H 1400 1450 60 0000 C CNN +F 3 "" H 1400 1450 60 0000 C CNN + 1 1350 1500 + 0 1 1 0 +$EndComp +$Comp +L d_inverter U5 +U 1 1 683E8F1E +P 2250 1500 +F 0 "U5" H 2250 1400 60 0000 C CNN +F 1 "d_inverter" H 2250 1650 60 0000 C CNN +F 2 "" H 2300 1450 60 0000 C CNN +F 3 "" H 2300 1450 60 0000 C CNN + 1 2250 1500 + 0 1 1 0 +$EndComp +$Comp +L d_inverter U6 +U 1 1 683E8F62 +P 2700 1500 +F 0 "U6" H 2700 1400 60 0000 C CNN +F 1 "d_inverter" H 2700 1650 60 0000 C CNN +F 2 "" H 2750 1450 60 0000 C CNN +F 3 "" H 2750 1450 60 0000 C CNN + 1 2700 1500 + 0 1 1 0 +$EndComp +$Comp +L d_or U2 +U 1 1 683E900E +P 3000 1400 +F 0 "U2" H 3000 1400 60 0000 C CNN +F 1 "d_or" H 3000 1500 60 0000 C CNN +F 2 "" H 3000 1400 60 0000 C CNN +F 3 "" H 3000 1400 60 0000 C CNN + 1 3000 1400 + 0 1 1 0 +$EndComp +$Comp +L PORT U1 +U 1 1 683E9208 +P 700 600 +F 0 "U1" H 750 700 30 0000 C CNN +F 1 "PORT" H 700 600 30 0000 C CNN +F 2 "" H 700 600 60 0000 C CNN +F 3 "" H 700 600 60 0000 C CNN + 1 700 600 + 0 1 1 0 +$EndComp +$Comp +L PORT U1 +U 2 1 683E92A3 +P 1150 600 +F 0 "U1" H 1200 700 30 0000 C CNN +F 1 "PORT" H 1150 600 30 0000 C CNN +F 2 "" H 1150 600 60 0000 C CNN +F 3 "" H 1150 600 60 0000 C CNN + 2 1150 600 + 0 1 1 0 +$EndComp +$Comp +L PORT U1 +U 3 1 683E92D0 +P 1600 600 +F 0 "U1" H 1650 700 30 0000 C CNN +F 1 "PORT" H 1600 600 30 0000 C CNN +F 2 "" H 1600 600 60 0000 C CNN +F 3 "" H 1600 600 60 0000 C CNN + 3 1600 600 + 0 1 1 0 +$EndComp +$Comp +L PORT U1 +U 4 1 683E930B +P 2050 600 +F 0 "U1" H 2100 700 30 0000 C CNN +F 1 "PORT" H 2050 600 30 0000 C CNN +F 2 "" H 2050 600 60 0000 C CNN +F 3 "" H 2050 600 60 0000 C CNN + 4 2050 600 + 0 1 1 0 +$EndComp +$Comp +L PORT U1 +U 5 1 683E938C +P 2500 600 +F 0 "U1" H 2550 700 30 0000 C CNN +F 1 "PORT" H 2500 600 30 0000 C CNN +F 2 "" H 2500 600 60 0000 C CNN +F 3 "" H 2500 600 60 0000 C CNN + 5 2500 600 + 0 1 1 0 +$EndComp +$Comp +L PORT U1 +U 6 1 683E93BF +P 3000 600 +F 0 "U1" H 3050 700 30 0000 C CNN +F 1 "PORT" H 3000 600 30 0000 C CNN +F 2 "" H 3000 600 60 0000 C CNN +F 3 "" H 3000 600 60 0000 C CNN + 6 3000 600 + 0 1 1 0 +$EndComp +Text Label 700 1100 0 60 ~ 0 +Y6 +Text Label 1150 1100 0 60 ~ 0 +Y5 +Text Label 1600 1100 0 60 ~ 0 +Y4 +Text Label 2050 1100 0 60 ~ 0 +Y3 +Text Label 2500 1100 0 60 ~ 0 +Y2 +Text Label 3100 900 0 60 ~ 0 +Y1 +$Comp +L PORT U1 +U 7 1 683E9824 +P 3650 600 +F 0 "U1" H 3700 700 30 0000 C CNN +F 1 "PORT" H 3650 600 30 0000 C CNN +F 2 "" H 3650 600 60 0000 C CNN +F 3 "" H 3650 600 60 0000 C CNN + 7 3650 600 + 0 1 1 0 +$EndComp +$Comp +L PORT U1 +U 8 1 683E9869 +P 4050 600 +F 0 "U1" H 4100 700 30 0000 C CNN +F 1 "PORT" H 4050 600 30 0000 C CNN +F 2 "" H 4050 600 60 0000 C CNN +F 3 "" H 4050 600 60 0000 C CNN + 8 4050 600 + 0 1 1 0 +$EndComp +$Comp +L PORT U1 +U 9 1 683E98A2 +P 4400 600 +F 0 "U1" H 4450 700 30 0000 C CNN +F 1 "PORT" H 4400 600 30 0000 C CNN +F 2 "" H 4400 600 60 0000 C CNN +F 3 "" H 4400 600 60 0000 C CNN + 9 4400 600 + 0 1 1 0 +$EndComp +NoConn ~ 3650 850 +NoConn ~ 4050 850 +NoConn ~ 4400 850 +$Comp +L PORT U1 +U 10 1 683E9985 +P 3600 1850 +F 0 "U1" H 3650 1950 30 0000 C CNN +F 1 "PORT" H 3600 1850 30 0000 C CNN +F 2 "" H 3600 1850 60 0000 C CNN +F 3 "" H 3600 1850 60 0000 C CNN + 10 3600 1850 + -1 0 0 1 +$EndComp +$Comp +L 3_and X1 +U 1 1 683EA2F4 +P 3200 2150 +F 0 "X1" H 3300 2100 60 0000 C CNN +F 1 "3_and" H 3350 2300 60 0000 C CNN +F 2 "" H 3200 2150 60 0000 C CNN +F 3 "" H 3200 2150 60 0000 C CNN + 1 3200 2150 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X2 +U 1 1 683EA373 +P 3200 2550 +F 0 "X2" H 3300 2500 60 0000 C CNN +F 1 "3_and" H 3350 2700 60 0000 C CNN +F 2 "" H 3200 2550 60 0000 C CNN +F 3 "" H 3200 2550 60 0000 C CNN + 1 3200 2550 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X4 +U 1 1 683EA3C3 +P 3200 2950 +F 0 "X4" H 3300 2900 60 0000 C CNN +F 1 "3_and" H 3350 3100 60 0000 C CNN +F 2 "" H 3200 2950 60 0000 C CNN +F 3 "" H 3200 2950 60 0000 C CNN + 1 3200 2950 + 1 0 0 -1 +$EndComp +$Comp +L d_and U7 +U 1 1 683EA4B0 +P 3300 3300 +F 0 "U7" H 3300 3300 60 0000 C CNN +F 1 "d_and" H 3350 3400 60 0000 C CNN +F 2 "" H 3300 3300 60 0000 C CNN +F 3 "" H 3300 3300 60 0000 C CNN + 1 3300 3300 + 1 0 0 -1 +$EndComp +$Comp +L 4_OR X3 +U 1 1 683EADD5 +P 5150 2550 +F 0 "X3" H 5300 2450 60 0000 C CNN +F 1 "4_OR" H 5300 2650 60 0000 C CNN +F 2 "" H 5150 2550 60 0000 C CNN +F 3 "" H 5150 2550 60 0000 C CNN + 1 5150 2550 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X5 +U 1 1 683EB3A2 +P 3200 3650 +F 0 "X5" H 3300 3600 60 0000 C CNN +F 1 "3_and" H 3350 3800 60 0000 C CNN +F 2 "" H 3200 3650 60 0000 C CNN +F 3 "" H 3200 3650 60 0000 C CNN + 1 3200 3650 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X7 +U 1 1 683EB401 +P 3200 4050 +F 0 "X7" H 3300 4000 60 0000 C CNN +F 1 "3_and" H 3350 4200 60 0000 C CNN +F 2 "" H 3200 4050 60 0000 C CNN +F 3 "" H 3200 4050 60 0000 C CNN + 1 3200 4050 + 1 0 0 -1 +$EndComp +$Comp +L d_xor U8 +U 1 1 683EB688 +P 3300 4400 +F 0 "U8" H 3300 4400 60 0000 C CNN +F 1 "d_xor" H 3350 4500 47 0000 C CNN +F 2 "" H 3300 4400 60 0000 C CNN +F 3 "" H 3300 4400 60 0000 C CNN + 1 3300 4400 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X8 +U 1 1 683EB70D +P 4550 4550 +F 0 "X8" H 4650 4500 60 0000 C CNN +F 1 "3_and" H 4700 4700 60 0000 C CNN +F 2 "" H 4550 4550 60 0000 C CNN +F 3 "" H 4550 4550 60 0000 C CNN + 1 4550 4550 + 1 0 0 -1 +$EndComp +$Comp +L d_and U9 +U 1 1 683EB772 +P 3350 4800 +F 0 "U9" H 3350 4800 60 0000 C CNN +F 1 "d_and" H 3400 4900 60 0000 C CNN +F 2 "" H 3350 4800 60 0000 C CNN +F 3 "" H 3350 4800 60 0000 C CNN + 1 3350 4800 + 1 0 0 -1 +$EndComp +$Comp +L 4_OR X6 +U 1 1 683EC624 +P 6500 4000 +F 0 "X6" H 6650 3900 60 0000 C CNN +F 1 "4_OR" H 6650 4100 60 0000 C CNN +F 2 "" H 6500 4000 60 0000 C CNN +F 3 "" H 6500 4000 60 0000 C CNN + 1 6500 4000 + 1 0 0 -1 +$EndComp +$Comp +L d_and U10 +U 1 1 683ED11A +P 3350 5050 +F 0 "U10" H 3350 5050 60 0000 C CNN +F 1 "d_and" H 3400 5150 60 0000 C CNN +F 2 "" H 3350 5050 60 0000 C CNN +F 3 "" H 3350 5050 60 0000 C CNN + 1 3350 5050 + 1 0 0 -1 +$EndComp +$Comp +L d_xor U11 +U 1 1 683ED193 +P 3350 5350 +F 0 "U11" H 3350 5350 60 0000 C CNN +F 1 "d_xor" H 3400 5450 47 0000 C CNN +F 2 "" H 3350 5350 60 0000 C CNN +F 3 "" H 3350 5350 60 0000 C CNN + 1 3350 5350 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X9 +U 1 1 683ED1F8 +P 4700 5500 +F 0 "X9" H 4800 5450 60 0000 C CNN +F 1 "3_and" H 4850 5650 60 0000 C CNN +F 2 "" H 4700 5500 60 0000 C CNN +F 3 "" H 4700 5500 60 0000 C CNN + 1 4700 5500 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X11 +U 1 1 683ED269 +P 3300 5850 +F 0 "X11" H 3400 5800 60 0000 C CNN +F 1 "3_and" H 3450 6000 60 0000 C CNN +F 2 "" H 3300 5850 60 0000 C CNN +F 3 "" H 3300 5850 60 0000 C CNN + 1 3300 5850 + 1 0 0 -1 +$EndComp +$Comp +L d_and U12 +U 1 1 683ED341 +P 3400 6200 +F 0 "U12" H 3400 6200 60 0000 C CNN +F 1 "d_and" H 3450 6300 60 0000 C CNN +F 2 "" H 3400 6200 60 0000 C CNN +F 3 "" H 3400 6200 60 0000 C CNN + 1 3400 6200 + 1 0 0 -1 +$EndComp +$Comp +L d_xor U14 +U 1 1 683ED3B6 +P 4650 6250 +F 0 "U14" H 4650 6250 60 0000 C CNN +F 1 "d_xor" H 4700 6350 47 0000 C CNN +F 2 "" H 4650 6250 60 0000 C CNN +F 3 "" H 4650 6250 60 0000 C CNN + 1 4650 6250 + 1 0 0 -1 +$EndComp +$Comp +L 3_and X12 +U 1 1 683ED431 +P 6500 6400 +F 0 "X12" H 6600 6350 60 0000 C CNN +F 1 "3_and" H 6650 6550 60 0000 C CNN +F 2 "" H 6500 6400 60 0000 C CNN +F 3 "" H 6500 6400 60 0000 C CNN + 1 6500 6400 + 1 0 0 -1 +$EndComp +Wire Wire Line + 700 850 700 7150 +Wire Wire Line + 900 1200 700 1200 +Connection ~ 700 1200 +Wire Wire Line + 900 1800 900 6950 +Wire Wire Line + 1150 850 1150 6850 +Wire Wire Line + 1350 1200 1150 1200 +Connection ~ 1150 1200 +Wire Wire Line + 1350 1800 1350 5800 +Wire Wire Line + 1600 850 1600 6750 +Wire Wire Line + 2250 1200 2050 1200 +Connection ~ 2050 1200 +Wire Wire Line + 2250 1800 2250 3700 +Wire Wire Line + 2500 850 2500 6550 +Wire Wire Line + 2700 1200 2500 1200 +Connection ~ 2500 1200 +Wire Wire Line + 2700 1800 2700 3000 +Wire Wire Line + 3000 850 3000 950 +Wire Wire Line + 3000 900 3100 900 +Wire Wire Line + 3100 900 3100 950 +Connection ~ 3000 900 +Wire Wire Line + 3050 1850 3350 1850 +Wire Wire Line + 2850 2000 700 2000 +Connection ~ 700 2000 +Wire Wire Line + 2850 2100 1350 2100 +Connection ~ 1350 2100 +Wire Wire Line + 2850 2200 2500 2200 +Connection ~ 2500 2200 +Wire Wire Line + 2850 2400 900 2400 +Connection ~ 900 2400 +Wire Wire Line + 2850 2500 1350 2500 +Connection ~ 1350 2500 +Wire Wire Line + 2850 2600 2500 2600 +Connection ~ 2500 2600 +Wire Wire Line + 2850 2800 900 2800 +Connection ~ 900 2800 +Wire Wire Line + 2850 2900 1150 2900 +Connection ~ 1150 2900 +Wire Wire Line + 2700 3000 2850 3000 +Wire Wire Line + 2850 3200 700 3200 +Connection ~ 700 3200 +Wire Wire Line + 2850 3300 1150 3300 +Connection ~ 1150 3300 +Wire Wire Line + 3700 2100 4800 2100 +Wire Wire Line + 4800 2100 4800 2400 +Wire Wire Line + 3700 2500 4800 2500 +Wire Wire Line + 3700 2900 3700 2600 +Wire Wire Line + 3700 2600 4800 2600 +Wire Wire Line + 3750 3250 3750 2700 +Wire Wire Line + 3750 2700 4800 2700 +Wire Wire Line + 2850 3500 700 3500 +Connection ~ 700 3500 +Wire Wire Line + 2850 3600 1350 3600 +Connection ~ 1350 3600 +Wire Wire Line + 2250 3700 2850 3700 +Wire Wire Line + 2850 3900 900 3900 +Connection ~ 900 3900 +Wire Wire Line + 2850 4000 1350 4000 +Connection ~ 1350 4000 +Wire Wire Line + 2050 4100 2850 4100 +Connection ~ 2050 4100 +Wire Wire Line + 2050 4300 2850 4300 +Connection ~ 2050 4300 +Wire Wire Line + 2850 4400 2500 4400 +Connection ~ 2500 4400 +Wire Wire Line + 3750 4350 4200 4350 +Wire Wire Line + 4200 4350 4200 4400 +Wire Wire Line + 4200 4500 1150 4500 +Connection ~ 1150 4500 +Wire Wire Line + 4200 4600 900 4600 +Connection ~ 900 4600 +Wire Wire Line + 2900 4700 1150 4700 +Connection ~ 1150 4700 +Wire Wire Line + 2900 4800 700 4800 +Connection ~ 700 4800 +Wire Wire Line + 3700 3600 6150 3600 +Wire Wire Line + 6150 3600 6150 3850 +Wire Wire Line + 3700 4000 3700 3950 +Wire Wire Line + 3700 3950 6150 3950 +Wire Wire Line + 5050 4500 5050 4050 +Wire Wire Line + 5050 4050 6150 4050 +Wire Wire Line + 3800 4750 5150 4750 +Wire Wire Line + 5150 4750 5150 4150 +Wire Wire Line + 5150 4150 6150 4150 +Wire Wire Line + 2900 4950 1150 4950 +Connection ~ 1150 4950 +Wire Wire Line + 2900 5050 700 5050 +Connection ~ 700 5050 +Wire Wire Line + 2900 5250 1600 5250 +Connection ~ 1600 5250 +Wire Wire Line + 2050 5350 2900 5350 +Connection ~ 2050 5350 +Wire Wire Line + 3800 5300 4350 5300 +Wire Wire Line + 4350 5300 4350 5350 +Wire Wire Line + 4350 5450 1350 5450 +Connection ~ 1350 5450 +Wire Wire Line + 4350 5550 700 5550 +Connection ~ 700 5550 +Wire Wire Line + 2950 5700 900 5700 +Connection ~ 900 5700 +Wire Wire Line + 1350 5800 2950 5800 +Wire Wire Line + 2950 5900 1600 5900 +Connection ~ 1600 5900 +Wire Wire Line + 2950 6100 2500 6100 +Connection ~ 2500 6100 +Wire Wire Line + 2050 6200 2950 6200 +Connection ~ 2050 6200 +Wire Wire Line + 3850 6150 4200 6150 +Wire Wire Line + 4200 6250 4200 6300 +Wire Wire Line + 4200 6300 1600 6300 +Connection ~ 1600 6300 +$Comp +L d_inverter U13 +U 1 1 683F02D7 +P 5550 6200 +F 0 "U13" H 5550 6100 60 0000 C CNN +F 1 "d_inverter" H 5550 6350 60 0000 C CNN +F 2 "" H 5600 6150 60 0000 C CNN +F 3 "" H 5600 6150 60 0000 C CNN + 1 5550 6200 + 1 0 0 -1 +$EndComp +Wire Wire Line + 5100 6200 5250 6200 +Wire Wire Line + 5850 6200 6150 6200 +Wire Wire Line + 6150 6200 6150 6250 +Wire Wire Line + 6150 6350 1150 6350 +Connection ~ 1150 6350 +Wire Wire Line + 6150 6450 900 6450 +Connection ~ 900 6450 +$Comp +L 4_OR X10 +U 1 1 683F0B07 +P 7700 5500 +F 0 "X10" H 7850 5400 60 0000 C CNN +F 1 "4_OR" H 7850 5600 60 0000 C CNN +F 2 "" H 7700 5500 60 0000 C CNN +F 3 "" H 7700 5500 60 0000 C CNN + 1 7700 5500 + 1 0 0 -1 +$EndComp +Wire Wire Line + 3800 5000 7350 5000 +Wire Wire Line + 7350 5000 7350 5350 +Wire Wire Line + 5200 5450 7350 5450 +Wire Wire Line + 3800 5800 7100 5800 +Wire Wire Line + 7100 5800 7100 5550 +Wire Wire Line + 7100 5550 7350 5550 +Wire Wire Line + 7000 6350 7350 6350 +Wire Wire Line + 7350 6350 7350 5650 +$Comp +L d_and U15 +U 1 1 683F1463 +P 3400 6650 +F 0 "U15" H 3400 6650 60 0000 C CNN +F 1 "d_and" H 3450 6750 60 0000 C CNN +F 2 "" H 3400 6650 60 0000 C CNN +F 3 "" H 3400 6650 60 0000 C CNN + 1 3400 6650 + 1 0 0 -1 +$EndComp +$Comp +L d_or U16 +U 1 1 683F14E0 +P 4550 6750 +F 0 "U16" H 4550 6750 60 0000 C CNN +F 1 "d_or" H 4550 6850 60 0000 C CNN +F 2 "" H 4550 6750 60 0000 C CNN +F 3 "" H 4550 6750 60 0000 C CNN + 1 4550 6750 + 1 0 0 -1 +$EndComp +$Comp +L d_or U17 +U 1 1 683F15C8 +P 6800 6950 +F 0 "U17" H 6800 6950 60 0000 C CNN +F 1 "d_or" H 6800 7050 60 0000 C CNN +F 2 "" H 6800 6950 60 0000 C CNN +F 3 "" H 6800 6950 60 0000 C CNN + 1 6800 6950 + 1 0 0 -1 +$EndComp +Wire Wire Line + 2500 6550 2950 6550 +Wire Wire Line + 3850 6600 4100 6600 +Wire Wire Line + 4100 6600 4100 6650 +Wire Wire Line + 1600 6750 4100 6750 +$Comp +L 3_and X13 +U 1 1 683F1BD8 +P 5500 6900 +F 0 "X13" H 5600 6850 60 0000 C CNN +F 1 "3_and" H 5650 7050 60 0000 C CNN +F 2 "" H 5500 6900 60 0000 C CNN +F 3 "" H 5500 6900 60 0000 C CNN + 1 5500 6900 + 1 0 0 -1 +$EndComp +Wire Wire Line + 5000 6700 5150 6700 +Wire Wire Line + 5150 6700 5150 6750 +Wire Wire Line + 1150 6850 5150 6850 +Wire Wire Line + 900 6950 5150 6950 +Wire Wire Line + 6000 6850 6350 6850 +Wire Wire Line + 6350 6950 6350 7150 +Wire Wire Line + 6350 7150 700 7150 +$Comp +L PORT U1 +U 11 1 683F4456 +P 6400 2550 +F 0 "U1" H 6450 2650 30 0000 C CNN +F 1 "PORT" H 6400 2550 30 0000 C CNN +F 2 "" H 6400 2550 60 0000 C CNN +F 3 "" H 6400 2550 60 0000 C CNN + 11 6400 2550 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 12 1 683F45C3 +P 7850 4000 +F 0 "U1" H 7900 4100 30 0000 C CNN +F 1 "PORT" H 7850 4000 30 0000 C CNN +F 2 "" H 7850 4000 60 0000 C CNN +F 3 "" H 7850 4000 60 0000 C CNN + 12 7850 4000 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 13 1 683F4764 +P 9200 5500 +F 0 "U1" H 9250 5600 30 0000 C CNN +F 1 "PORT" H 9200 5500 30 0000 C CNN +F 2 "" H 9200 5500 60 0000 C CNN +F 3 "" H 9200 5500 60 0000 C CNN + 13 9200 5500 + -1 0 0 1 +$EndComp +$Comp +L PORT U1 +U 14 1 683F47DF +P 8000 6900 +F 0 "U1" H 8050 7000 30 0000 C CNN +F 1 "PORT" H 8000 6900 30 0000 C CNN +F 2 "" H 8000 6900 60 0000 C CNN +F 3 "" H 8000 6900 60 0000 C CNN + 14 8000 6900 + -1 0 0 1 +$EndComp +Wire Wire Line + 7250 6900 7750 6900 +Wire Wire Line + 8250 5500 8950 5500 +Wire Wire Line + 7050 4000 7600 4000 +Wire Wire Line + 5700 2550 6150 2550 +Wire Wire Line + 2050 850 2050 6650 +Wire Wire Line + 2050 6650 2950 6650 +Text Label 3200 1850 0 60 ~ 0 +A +Text Label 5850 2550 0 60 ~ 0 +B +Text Label 7300 4000 0 60 ~ 0 +C +Text Label 8600 5500 0 60 ~ 0 +D +Text Label 7400 6900 0 60 ~ 0 +E +$EndSCHEMATC diff --git a/library/SubcircuitLibrary/DM74184/DM74184.sub b/library/SubcircuitLibrary/DM74184/DM74184.sub new file mode 100644 index 00000000..e5d4c224 --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/DM74184.sub @@ -0,0 +1,85 @@ +* Subcircuit DM74184 +.subckt DM74184 /y6 /y5 /y4 /y3 /y2 /y1 ? ? ? /a /b /c /d /e +* c:\users\hp\onedrive\documents\fossee\esim\library\subcircuitlibrary\dm74184\dm74184.cir +.include 4_OR.sub +.include 3_and.sub +* u3 /y6 net-_u3-pad2_ d_inverter +* u4 /y5 net-_u4-pad2_ d_inverter +* u5 /y3 net-_u5-pad2_ d_inverter +* u6 /y2 net-_u6-pad2_ d_inverter +* u2 /y1 /y1 /a d_or +x1 /y6 net-_u4-pad2_ /y2 net-_x1-pad4_ 3_and +x2 net-_u3-pad2_ net-_u4-pad2_ /y2 net-_x2-pad4_ 3_and +x4 net-_u3-pad2_ /y5 net-_u6-pad2_ net-_x3-pad3_ 3_and +* u7 /y6 /y5 net-_u7-pad3_ d_and +x3 net-_x1-pad4_ net-_x2-pad4_ net-_x3-pad3_ net-_u7-pad3_ /b 4_OR +x5 /y6 net-_u4-pad2_ net-_u5-pad2_ net-_x5-pad4_ 3_and +x7 net-_u3-pad2_ net-_u4-pad2_ /y3 net-_x6-pad2_ 3_and +* u8 /y3 /y2 net-_u8-pad3_ d_xor +x8 net-_u8-pad3_ /y5 net-_u3-pad2_ net-_x6-pad3_ 3_and +* u9 /y5 /y6 net-_u9-pad3_ d_and +x6 net-_x5-pad4_ net-_x6-pad2_ net-_x6-pad3_ net-_u9-pad3_ /c 4_OR +* u10 /y5 /y6 net-_u10-pad3_ d_and +* u11 /y4 /y3 net-_u11-pad3_ d_xor +x9 net-_u11-pad3_ net-_u4-pad2_ /y6 net-_x10-pad2_ 3_and +x11 net-_u3-pad2_ net-_u4-pad2_ /y4 net-_x10-pad3_ 3_and +* u12 /y2 /y3 net-_u12-pad3_ d_and +* u14 net-_u12-pad3_ /y4 net-_u13-pad1_ d_xor +x12 net-_u13-pad2_ /y5 net-_u3-pad2_ net-_x10-pad4_ 3_and +* u13 net-_u13-pad1_ net-_u13-pad2_ d_inverter +x10 net-_u10-pad3_ net-_x10-pad2_ net-_x10-pad3_ net-_x10-pad4_ /d 4_OR +* u15 /y2 /y3 net-_u15-pad3_ d_and +* u16 net-_u15-pad3_ /y4 net-_u16-pad3_ d_or +* u17 net-_u17-pad1_ /y6 /e d_or +x13 net-_u16-pad3_ /y5 net-_u3-pad2_ net-_u17-pad1_ 3_and +a1 /y6 net-_u3-pad2_ u3 +a2 /y5 net-_u4-pad2_ u4 +a3 /y3 net-_u5-pad2_ u5 +a4 /y2 net-_u6-pad2_ u6 +a5 [/y1 /y1 ] /a u2 +a6 [/y6 /y5 ] net-_u7-pad3_ u7 +a7 [/y3 /y2 ] net-_u8-pad3_ u8 +a8 [/y5 /y6 ] net-_u9-pad3_ u9 +a9 [/y5 /y6 ] net-_u10-pad3_ u10 +a10 [/y4 /y3 ] net-_u11-pad3_ u11 +a11 [/y2 /y3 ] net-_u12-pad3_ u12 +a12 [net-_u12-pad3_ /y4 ] net-_u13-pad1_ u14 +a13 net-_u13-pad1_ net-_u13-pad2_ u13 +a14 [/y2 /y3 ] net-_u15-pad3_ u15 +a15 [net-_u15-pad3_ /y4 ] net-_u16-pad3_ u16 +a16 [net-_u17-pad1_ /y6 ] /e u17 +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u3 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u4 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u5 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u2 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u7 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u8 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u9 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u10 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u11 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u12 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_xor, NgSpice Name: d_xor +.model u14 d_xor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_inverter, NgSpice Name: d_inverter +.model u13 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_and, NgSpice Name: d_and +.model u15 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u16 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Schematic Name: d_or, NgSpice Name: d_or +.model u17 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 ) +* Control Statements + +.ends DM74184
\ No newline at end of file diff --git a/library/SubcircuitLibrary/DM74184/DM74184_Previous_Values.xml b/library/SubcircuitLibrary/DM74184/DM74184_Previous_Values.xml new file mode 100644 index 00000000..4a28f764 --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/DM74184_Previous_Values.xml @@ -0,0 +1 @@ +<KicadtoNgspice><source /><model><u3 name="type">d_inverter<field1 name="Enter Rise Delay (default=1.0e-9)" /><field2 name="Enter Fall Delay (default=1.0e-9)" /><field3 name="Enter Input Load (default=1.0e-12)" /></u3><u4 name="type">d_inverter<field4 name="Enter Rise Delay (default=1.0e-9)" /><field5 name="Enter Fall Delay (default=1.0e-9)" /><field6 name="Enter Input Load (default=1.0e-12)" /></u4><u5 name="type">d_inverter<field7 name="Enter Rise Delay (default=1.0e-9)" /><field8 name="Enter Fall Delay (default=1.0e-9)" /><field9 name="Enter Input Load (default=1.0e-12)" /></u5><u6 name="type">d_inverter<field10 name="Enter Rise Delay (default=1.0e-9)" /><field11 name="Enter Fall Delay (default=1.0e-9)" /><field12 name="Enter Input Load (default=1.0e-12)" /></u6><u2 name="type">d_or<field13 name="Enter Rise Delay (default=1.0e-9)" /><field14 name="Enter Fall Delay (default=1.0e-9)" /><field15 name="Enter Input Load (default=1.0e-12)" /></u2><u7 name="type">d_and<field16 name="Enter Rise Delay (default=1.0e-9)" /><field17 name="Enter Fall Delay (default=1.0e-9)" /><field18 name="Enter Input Load (default=1.0e-12)" /></u7><u8 name="type">d_xor<field19 name="Enter Rise Delay (default=1.0e-9)" /><field20 name="Enter Fall Delay (default=1.0e-9)" /><field21 name="Enter Input Load (default=1.0e-12)" /></u8><u9 name="type">d_and<field22 name="Enter Rise Delay (default=1.0e-9)" /><field23 name="Enter Fall Delay (default=1.0e-9)" /><field24 name="Enter Input Load (default=1.0e-12)" /></u9><u10 name="type">d_and<field25 name="Enter Rise Delay (default=1.0e-9)" /><field26 name="Enter Fall Delay (default=1.0e-9)" /><field27 name="Enter Input Load (default=1.0e-12)" /></u10><u11 name="type">d_xor<field28 name="Enter Rise Delay (default=1.0e-9)" /><field29 name="Enter Fall Delay (default=1.0e-9)" /><field30 name="Enter Input Load (default=1.0e-12)" /></u11><u12 name="type">d_and<field31 name="Enter Rise Delay (default=1.0e-9)" /><field32 name="Enter Fall Delay (default=1.0e-9)" /><field33 name="Enter Input Load (default=1.0e-12)" /></u12><u14 name="type">d_xor<field34 name="Enter Rise Delay (default=1.0e-9)" /><field35 name="Enter Fall Delay (default=1.0e-9)" /><field36 name="Enter Input Load (default=1.0e-12)" /></u14><u13 name="type">d_inverter<field37 name="Enter Rise Delay (default=1.0e-9)" /><field38 name="Enter Fall Delay (default=1.0e-9)" /><field39 name="Enter Input Load (default=1.0e-12)" /></u13><u15 name="type">d_and<field40 name="Enter Rise Delay (default=1.0e-9)" /><field41 name="Enter Fall Delay (default=1.0e-9)" /><field42 name="Enter Input Load (default=1.0e-12)" /></u15><u16 name="type">d_or<field43 name="Enter Rise Delay (default=1.0e-9)" /><field44 name="Enter Fall Delay (default=1.0e-9)" /><field45 name="Enter Input Load (default=1.0e-12)" /></u16><u17 name="type">d_or<field46 name="Enter Rise Delay (default=1.0e-9)" /><field47 name="Enter Fall Delay (default=1.0e-9)" /><field48 name="Enter Input Load (default=1.0e-12)" /></u17></model><devicemodel /><subcircuit><x1><field>C:\Users\HP\OneDrive\Documents\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x1><x2><field>C:\Users\HP\OneDrive\Documents\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x2><x4><field>C:\Users\HP\OneDrive\Documents\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x4><x3><field>C:\Users\HP\OneDrive\Documents\FOSSEE\eSim\library\SubcircuitLibrary\4_OR</field></x3><x5><field>C:\Users\HP\OneDrive\Documents\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x5><x7><field>C:\Users\HP\OneDrive\Documents\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x7><x8><field>C:\Users\HP\OneDrive\Documents\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x8><x6><field>C:\Users\HP\OneDrive\Documents\FOSSEE\eSim\library\SubcircuitLibrary\4_OR</field></x6><x9><field>C:\Users\HP\OneDrive\Documents\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x9><x11><field>C:\Users\HP\OneDrive\Documents\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x11><x12><field>C:\Users\HP\OneDrive\Documents\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x12><x10><field>C:\Users\HP\OneDrive\Documents\FOSSEE\eSim\library\SubcircuitLibrary\4_OR</field></x10><x13><field>C:\Users\HP\OneDrive\Documents\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x13></subcircuit><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis></KicadtoNgspice>
\ No newline at end of file diff --git a/library/SubcircuitLibrary/DM74184/analysis b/library/SubcircuitLibrary/DM74184/analysis new file mode 100644 index 00000000..ebd5c0a9 --- /dev/null +++ b/library/SubcircuitLibrary/DM74184/analysis @@ -0,0 +1 @@ +.tran 0e-00 0e-00 0e-00
\ No newline at end of file |