summaryrefslogtreecommitdiff
path: root/library/SubcircuitLibrary/74HC147N
diff options
context:
space:
mode:
Diffstat (limited to 'library/SubcircuitLibrary/74HC147N')
-rw-r--r--library/SubcircuitLibrary/74HC147N/74HC147-cache.lib185
-rw-r--r--library/SubcircuitLibrary/74HC147N/74HC147.cir50
-rw-r--r--library/SubcircuitLibrary/74HC147N/74HC147.cir.out144
-rw-r--r--library/SubcircuitLibrary/74HC147N/74HC147.pro73
-rw-r--r--library/SubcircuitLibrary/74HC147N/74HC147.sch937
-rw-r--r--library/SubcircuitLibrary/74HC147N/74HC147.sub138
-rw-r--r--library/SubcircuitLibrary/74HC147N/74HC147_Previous_Values.xml1
-rw-r--r--library/SubcircuitLibrary/74HC147N/analysis1
8 files changed, 1529 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/74HC147N/74HC147-cache.lib b/library/SubcircuitLibrary/74HC147N/74HC147-cache.lib
new file mode 100644
index 00000000..d80d5689
--- /dev/null
+++ b/library/SubcircuitLibrary/74HC147N/74HC147-cache.lib
@@ -0,0 +1,185 @@
+EESchema-LIBRARY Version 2.3
+#encoding utf-8
+#
+# 3_and
+#
+DEF 3_and X 0 40 Y Y 1 F N
+F0 "X" 100 -50 60 H V C CNN
+F1 "3_and" 150 150 60 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+A 150 50 158 716 -716 0 1 0 N 200 200 200 -100
+P 2 0 1 0 -150 200 200 200 N
+P 3 0 1 0 -150 200 -150 -100 200 -100 N
+X in1 1 -350 150 200 R 50 50 1 1 I
+X in2 2 -350 50 200 R 50 50 1 1 I
+X in3 3 -350 -50 200 R 50 50 1 1 I
+X out 4 500 50 200 L 50 50 1 1 O
+ENDDRAW
+ENDDEF
+#
+# 4_OR
+#
+DEF 4_OR X 0 40 Y Y 1 F N
+F0 "X" 150 -100 60 H V C CNN
+F1 "4_OR" 150 100 60 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+A -800 0 650 226 -226 0 1 0 N -200 250 -200 -250
+A -73 134 444 -599 -176 0 1 0 N 150 -250 350 0
+A -30 -99 393 627 146 0 1 0 N 150 250 350 0
+P 2 0 1 0 -200 -250 150 -250 N
+P 2 0 1 0 -200 250 150 250 N
+X in1 1 -350 150 200 R 50 50 1 1 I
+X in2 2 -350 50 200 R 50 50 1 1 I
+X in3 3 -350 -50 200 R 50 50 1 1 I
+X in4 4 -350 -150 200 R 50 50 1 1 I
+X out 5 550 0 200 L 50 50 1 1 O
+ENDDRAW
+ENDDEF
+#
+# 4_and
+#
+DEF 4_and X 0 40 Y Y 1 F N
+F0 "X" 50 -50 60 H V C CNN
+F1 "4_and" 100 100 60 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+A 100 0 206 760 -760 0 1 0 N 150 200 150 -200
+P 2 0 1 0 -200 200 150 200 N
+P 4 0 1 0 -200 200 -200 -200 50 -200 150 -200 N
+X in1 1 -400 150 200 R 50 50 1 1 I
+X in2 2 -400 50 200 R 50 50 1 1 I
+X in3 3 -400 -50 200 R 50 50 1 1 I
+X in4 4 -400 -150 200 R 50 50 1 1 I
+X out 5 500 0 200 L 50 50 1 1 O
+ENDDRAW
+ENDDEF
+#
+# PORT
+#
+DEF PORT U 0 40 Y Y 26 F N
+F0 "U" 50 100 30 H V C CNN
+F1 "PORT" 0 0 30 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+A 325 225 285 -1421 -1278 0 1 0 N 100 50 150 0
+A 376 -275 356 1294 1408 0 1 0 N 150 0 100 -50
+S -100 50 100 -50 0 1 0 N
+X ~ 1 250 0 100 L 30 30 1 1 B
+X ~ 2 250 0 100 L 30 30 2 1 B
+X ~ 3 250 0 100 L 30 30 3 1 B
+X ~ 4 250 0 100 L 30 30 4 1 B
+X ~ 5 250 0 100 L 30 30 5 1 B
+X ~ 6 250 0 100 L 30 30 6 1 B
+X ~ 7 250 0 100 L 30 30 7 1 B
+X ~ 8 250 0 100 L 30 30 8 1 B
+X ~ 9 250 0 100 L 30 30 9 1 B
+X ~ 10 250 0 100 L 30 30 10 1 B
+X ~ 11 250 0 100 L 30 30 11 1 B
+X ~ 12 250 0 100 L 30 30 12 1 B
+X ~ 13 250 0 100 L 30 30 13 1 B
+X ~ 14 250 0 100 L 30 30 14 1 B
+X ~ 15 250 0 100 L 30 30 15 1 B
+X ~ 16 250 0 100 L 30 30 16 1 B
+X ~ 17 250 0 100 L 30 30 17 1 B
+X ~ 18 250 0 100 L 30 30 18 1 B
+X ~ 19 250 0 100 L 30 30 19 1 B
+X ~ 20 250 0 100 L 30 30 20 1 B
+X ~ 21 250 0 100 L 30 30 21 1 B
+X ~ 22 250 0 100 L 30 30 22 1 B
+X ~ 23 250 0 100 L 30 30 23 1 B
+X ~ 24 250 0 100 L 30 30 24 1 B
+X ~ 25 250 0 100 L 30 30 25 1 B
+X ~ 26 250 0 100 L 30 30 26 1 B
+ENDDRAW
+ENDDEF
+#
+# d_and
+#
+DEF d_and U 0 40 Y Y 1 F N
+F0 "U" 0 0 60 H V C CNN
+F1 "d_and" 50 100 60 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+A 149 50 100 -894 0 0 1 0 N 150 -50 250 50
+A 150 49 100 6 900 0 1 0 N 250 50 150 150
+P 4 0 1 0 150 -50 -250 -50 -250 150 150 150 N
+X IN1 1 -450 100 200 R 50 50 1 1 I
+X IN2 2 -450 0 200 R 50 50 1 1 I
+X OUT 3 450 50 200 L 50 50 1 1 O
+ENDDRAW
+ENDDEF
+#
+# d_buffer
+#
+DEF d_buffer U 0 40 Y Y 1 F N
+F0 "U" 0 -50 60 H V C CNN
+F1 "d_buffer" 0 50 60 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+P 4 0 1 0 -300 200 -300 -200 450 0 -300 200 N
+X IN 1 -500 0 200 R 50 50 1 1 I
+X OUT 2 650 0 200 L 50 50 1 1 O
+ENDDRAW
+ENDDEF
+#
+# d_inverter
+#
+DEF d_inverter U 0 40 Y Y 1 F N
+F0 "U" 0 -100 60 H V C CNN
+F1 "d_inverter" 0 150 60 H V C CNN
+F2 "" 50 -50 60 H V C CNN
+F3 "" 50 -50 60 H V C CNN
+DRAW
+P 4 0 1 0 -100 50 -100 -50 100 0 -100 50 N
+X ~ 1 -300 0 200 R 50 50 1 1 I
+X ~ 2 300 0 200 L 50 50 1 1 O I
+ENDDRAW
+ENDDEF
+#
+# d_nor
+#
+DEF d_nor U 0 40 Y Y 1 F N
+F0 "U" 0 0 60 H V C CNN
+F1 "d_nor" 50 100 60 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+A -450 50 224 266 -266 0 1 0 N -250 150 -250 -50
+A -25 -124 325 574 323 0 1 0 N 150 150 250 50
+A 74 125 191 -665 -231 0 1 0 N 150 -50 250 50
+P 2 0 1 0 -250 -50 150 -50 N
+P 2 0 1 0 -250 150 150 150 N
+X IN1 1 -450 100 215 R 50 50 1 1 I
+X IN2 2 -450 0 215 R 50 50 1 1 I
+X OUT 3 450 50 200 L 50 50 1 1 O I
+ENDDRAW
+ENDDEF
+#
+# d_or
+#
+DEF d_or U 0 40 Y Y 1 F N
+F0 "U" 0 0 60 H V C CNN
+F1 "d_or" 0 100 60 H V C CNN
+F2 "" 0 0 60 H V C CNN
+F3 "" 0 0 60 H V C CNN
+DRAW
+A -450 50 224 266 -266 0 1 0 N -250 150 -250 -50
+A -25 -124 325 574 323 0 1 0 N 150 150 250 50
+A 74 125 191 -665 -231 0 1 0 N 150 -50 250 50
+P 2 0 1 0 -250 -50 150 -50 N
+P 2 0 1 0 -250 150 150 150 N
+X IN1 1 -450 100 215 R 50 50 1 1 I
+X IN2 2 -450 0 215 R 50 50 1 1 I
+X OUT 3 450 50 200 L 50 50 1 1 O
+ENDDRAW
+ENDDEF
+#
+#End Library
diff --git a/library/SubcircuitLibrary/74HC147N/74HC147.cir b/library/SubcircuitLibrary/74HC147N/74HC147.cir
new file mode 100644
index 00000000..8281e783
--- /dev/null
+++ b/library/SubcircuitLibrary/74HC147N/74HC147.cir
@@ -0,0 +1,50 @@
+* C:\Users\senba\Desktop\FOSSEE\eSim\library\SubcircuitLibrary\74HC147\74HC147.cir
+
+* EESchema Netlist Version 1.1 (Spice format) creation date: 03/19/25 19:49:16
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+* Sheet Name: /
+U2 Net-_U1-Pad1_ Net-_U2-Pad2_ d_inverter
+U6 Net-_U1-Pad2_ Net-_U3-Pad1_ d_inverter
+U12 Net-_U1-Pad3_ Net-_U12-Pad2_ d_inverter
+U15 Net-_U1-Pad4_ Net-_U15-Pad2_ d_inverter
+U20 Net-_U1-Pad5_ Net-_U11-Pad1_ d_inverter
+U22 Net-_U1-Pad6_ Net-_U13-Pad1_ d_inverter
+U25 Net-_U1-Pad7_ Net-_U25-Pad2_ d_inverter
+U26 Net-_U1-Pad8_ Net-_U26-Pad2_ d_inverter
+U29 Net-_U1-Pad9_ Net-_U29-Pad2_ d_inverter
+U3 Net-_U3-Pad1_ Net-_U2-Pad2_ Net-_U11-Pad2_ d_nor
+U4 Net-_U3-Pad1_ Net-_U2-Pad2_ Net-_U4-Pad3_ d_nor
+U5 Net-_U4-Pad3_ Net-_U1-Pad13_ d_buffer
+U7 Net-_U12-Pad2_ Net-_U11-Pad2_ Net-_U7-Pad3_ d_and
+U8 Net-_U15-Pad2_ Net-_U11-Pad2_ Net-_U8-Pad3_ d_and
+U11 Net-_U11-Pad1_ Net-_U11-Pad2_ Net-_U11-Pad3_ d_and
+U13 Net-_U13-Pad1_ Net-_U11-Pad2_ Net-_U13-Pad3_ d_and
+U16 Net-_U15-Pad2_ Net-_U16-Pad2_ d_inverter
+U14 Net-_U12-Pad2_ Net-_U11-Pad2_ Net-_U14-Pad3_ d_and
+U17 Net-_U15-Pad2_ Net-_U11-Pad2_ Net-_U17-Pad3_ d_and
+X2 Net-_U25-Pad2_ Net-_U23-Pad2_ Net-_U21-Pad2_ Net-_U11-Pad2_ Net-_X2-Pad5_ 4_and
+X4 Net-_U26-Pad2_ Net-_U23-Pad2_ Net-_U21-Pad2_ Net-_U11-Pad2_ Net-_X3-Pad1_ 4_and
+U24 Net-_U12-Pad2_ Net-_U11-Pad2_ Net-_U24-Pad3_ d_and
+X5 Net-_U11-Pad1_ Net-_U16-Pad2_ Net-_U11-Pad2_ Net-_X5-Pad4_ 3_and
+X7 Net-_U25-Pad2_ Net-_U23-Pad2_ Net-_U16-Pad2_ Net-_U11-Pad2_ Net-_X6-Pad1_ 4_and
+X8 Net-_U23-Pad2_ Net-_U16-Pad2_ Net-_U11-Pad2_ Net-_X8-Pad4_ 3_and
+X9 Net-_U29-Pad2_ Net-_U27-Pad2_ Net-_X8-Pad4_ Net-_U28-Pad1_ 3_and
+U21 Net-_U11-Pad1_ Net-_U21-Pad2_ d_inverter
+U23 Net-_U13-Pad1_ Net-_U23-Pad2_ d_inverter
+U27 Net-_U26-Pad2_ Net-_U27-Pad2_ d_inverter
+X1 Net-_U13-Pad3_ Net-_U11-Pad3_ Net-_U8-Pad3_ Net-_U7-Pad3_ Net-_U9-Pad1_ 4_OR
+X3 Net-_X3-Pad1_ Net-_X2-Pad5_ Net-_U17-Pad3_ Net-_U14-Pad3_ Net-_U18-Pad1_ 4_OR
+X6 Net-_X6-Pad1_ Net-_X5-Pad4_ Net-_U24-Pad3_ Net-_U2-Pad2_ Net-_U28-Pad2_ 4_OR
+U28 Net-_U28-Pad1_ Net-_U28-Pad2_ Net-_U28-Pad3_ d_or
+U9 Net-_U9-Pad1_ Net-_U10-Pad1_ d_inverter
+U18 Net-_U18-Pad1_ Net-_U18-Pad2_ d_inverter
+U30 Net-_U28-Pad3_ Net-_U30-Pad2_ d_inverter
+U10 Net-_U10-Pad1_ Net-_U1-Pad12_ d_buffer
+U19 Net-_U18-Pad2_ Net-_U1-Pad11_ d_buffer
+U31 Net-_U30-Pad2_ Net-_U1-Pad10_ d_buffer
+U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ Net-_U1-Pad6_ Net-_U1-Pad7_ Net-_U1-Pad8_ Net-_U1-Pad9_ Net-_U1-Pad10_ Net-_U1-Pad11_ Net-_U1-Pad12_ Net-_U1-Pad13_ PORT
+
+.end
diff --git a/library/SubcircuitLibrary/74HC147N/74HC147.cir.out b/library/SubcircuitLibrary/74HC147N/74HC147.cir.out
new file mode 100644
index 00000000..433f316c
--- /dev/null
+++ b/library/SubcircuitLibrary/74HC147N/74HC147.cir.out
@@ -0,0 +1,144 @@
+* c:\users\senba\desktop\fossee\esim\library\subcircuitlibrary\74hc147\74hc147.cir
+
+.include 3_and.sub
+.include 4_OR.sub
+.include 4_and.sub
+* u2 net-_u1-pad1_ net-_u2-pad2_ d_inverter
+* u6 net-_u1-pad2_ net-_u3-pad1_ d_inverter
+* u12 net-_u1-pad3_ net-_u12-pad2_ d_inverter
+* u15 net-_u1-pad4_ net-_u15-pad2_ d_inverter
+* u20 net-_u1-pad5_ net-_u11-pad1_ d_inverter
+* u22 net-_u1-pad6_ net-_u13-pad1_ d_inverter
+* u25 net-_u1-pad7_ net-_u25-pad2_ d_inverter
+* u26 net-_u1-pad8_ net-_u26-pad2_ d_inverter
+* u29 net-_u1-pad9_ net-_u29-pad2_ d_inverter
+* u3 net-_u3-pad1_ net-_u2-pad2_ net-_u11-pad2_ d_nor
+* u4 net-_u3-pad1_ net-_u2-pad2_ net-_u4-pad3_ d_nor
+* u5 net-_u4-pad3_ net-_u1-pad13_ d_buffer
+* u7 net-_u12-pad2_ net-_u11-pad2_ net-_u7-pad3_ d_and
+* u8 net-_u15-pad2_ net-_u11-pad2_ net-_u8-pad3_ d_and
+* u11 net-_u11-pad1_ net-_u11-pad2_ net-_u11-pad3_ d_and
+* u13 net-_u13-pad1_ net-_u11-pad2_ net-_u13-pad3_ d_and
+* u16 net-_u15-pad2_ net-_u16-pad2_ d_inverter
+* u14 net-_u12-pad2_ net-_u11-pad2_ net-_u14-pad3_ d_and
+* u17 net-_u15-pad2_ net-_u11-pad2_ net-_u17-pad3_ d_and
+x2 net-_u25-pad2_ net-_u23-pad2_ net-_u21-pad2_ net-_u11-pad2_ net-_x2-pad5_ 4_and
+x4 net-_u26-pad2_ net-_u23-pad2_ net-_u21-pad2_ net-_u11-pad2_ net-_x3-pad1_ 4_and
+* u24 net-_u12-pad2_ net-_u11-pad2_ net-_u24-pad3_ d_and
+x5 net-_u11-pad1_ net-_u16-pad2_ net-_u11-pad2_ net-_x5-pad4_ 3_and
+x7 net-_u25-pad2_ net-_u23-pad2_ net-_u16-pad2_ net-_u11-pad2_ net-_x6-pad1_ 4_and
+x8 net-_u23-pad2_ net-_u16-pad2_ net-_u11-pad2_ net-_x8-pad4_ 3_and
+x9 net-_u29-pad2_ net-_u27-pad2_ net-_x8-pad4_ net-_u28-pad1_ 3_and
+* u21 net-_u11-pad1_ net-_u21-pad2_ d_inverter
+* u23 net-_u13-pad1_ net-_u23-pad2_ d_inverter
+* u27 net-_u26-pad2_ net-_u27-pad2_ d_inverter
+x1 net-_u13-pad3_ net-_u11-pad3_ net-_u8-pad3_ net-_u7-pad3_ net-_u9-pad1_ 4_OR
+x3 net-_x3-pad1_ net-_x2-pad5_ net-_u17-pad3_ net-_u14-pad3_ net-_u18-pad1_ 4_OR
+x6 net-_x6-pad1_ net-_x5-pad4_ net-_u24-pad3_ net-_u2-pad2_ net-_u28-pad2_ 4_OR
+* u28 net-_u28-pad1_ net-_u28-pad2_ net-_u28-pad3_ d_or
+* u9 net-_u9-pad1_ net-_u10-pad1_ d_inverter
+* u18 net-_u18-pad1_ net-_u18-pad2_ d_inverter
+* u30 net-_u28-pad3_ net-_u30-pad2_ d_inverter
+* u10 net-_u10-pad1_ net-_u1-pad12_ d_buffer
+* u19 net-_u18-pad2_ net-_u1-pad11_ d_buffer
+* u31 net-_u30-pad2_ net-_u1-pad10_ d_buffer
+* u1 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_ port
+a1 net-_u1-pad1_ net-_u2-pad2_ u2
+a2 net-_u1-pad2_ net-_u3-pad1_ u6
+a3 net-_u1-pad3_ net-_u12-pad2_ u12
+a4 net-_u1-pad4_ net-_u15-pad2_ u15
+a5 net-_u1-pad5_ net-_u11-pad1_ u20
+a6 net-_u1-pad6_ net-_u13-pad1_ u22
+a7 net-_u1-pad7_ net-_u25-pad2_ u25
+a8 net-_u1-pad8_ net-_u26-pad2_ u26
+a9 net-_u1-pad9_ net-_u29-pad2_ u29
+a10 [net-_u3-pad1_ net-_u2-pad2_ ] net-_u11-pad2_ u3
+a11 [net-_u3-pad1_ net-_u2-pad2_ ] net-_u4-pad3_ u4
+a12 net-_u4-pad3_ net-_u1-pad13_ u5
+a13 [net-_u12-pad2_ net-_u11-pad2_ ] net-_u7-pad3_ u7
+a14 [net-_u15-pad2_ net-_u11-pad2_ ] net-_u8-pad3_ u8
+a15 [net-_u11-pad1_ net-_u11-pad2_ ] net-_u11-pad3_ u11
+a16 [net-_u13-pad1_ net-_u11-pad2_ ] net-_u13-pad3_ u13
+a17 net-_u15-pad2_ net-_u16-pad2_ u16
+a18 [net-_u12-pad2_ net-_u11-pad2_ ] net-_u14-pad3_ u14
+a19 [net-_u15-pad2_ net-_u11-pad2_ ] net-_u17-pad3_ u17
+a20 [net-_u12-pad2_ net-_u11-pad2_ ] net-_u24-pad3_ u24
+a21 net-_u11-pad1_ net-_u21-pad2_ u21
+a22 net-_u13-pad1_ net-_u23-pad2_ u23
+a23 net-_u26-pad2_ net-_u27-pad2_ u27
+a24 [net-_u28-pad1_ net-_u28-pad2_ ] net-_u28-pad3_ u28
+a25 net-_u9-pad1_ net-_u10-pad1_ u9
+a26 net-_u18-pad1_ net-_u18-pad2_ u18
+a27 net-_u28-pad3_ net-_u30-pad2_ u30
+a28 net-_u10-pad1_ net-_u1-pad12_ u10
+a29 net-_u18-pad2_ net-_u1-pad11_ u19
+a30 net-_u30-pad2_ net-_u1-pad10_ u31
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u12 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u15 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u20 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u22 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u25 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u26 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u29 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_nor, NgSpice Name: d_nor
+.model u3 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_nor, NgSpice Name: d_nor
+.model u4 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_buffer, NgSpice Name: d_buffer
+.model u5 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u7 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u8 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u11 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u13 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u16 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u14 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u17 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u24 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u21 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u23 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u27 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_or, NgSpice Name: d_or
+.model u28 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u9 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u18 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u30 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_buffer, NgSpice Name: d_buffer
+.model u10 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_buffer, NgSpice Name: d_buffer
+.model u19 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_buffer, NgSpice Name: d_buffer
+.model u31 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+.tran 0e-00 0e-00 0e-00
+
+* Control Statements
+.control
+run
+print allv > plot_data_v.txt
+print alli > plot_data_i.txt
+.endc
+.end
diff --git a/library/SubcircuitLibrary/74HC147N/74HC147.pro b/library/SubcircuitLibrary/74HC147N/74HC147.pro
new file mode 100644
index 00000000..e27a398b
--- /dev/null
+++ b/library/SubcircuitLibrary/74HC147N/74HC147.pro
@@ -0,0 +1,73 @@
+update=22/05/2015 07:44:53
+version=1
+last_client=kicad
+[general]
+version=1
+RootSch=
+BoardNm=
+[pcbnew]
+version=1
+LastNetListRead=
+UseCmpFile=1
+PadDrill=0.600000000000
+PadDrillOvalY=0.600000000000
+PadSizeH=1.500000000000
+PadSizeV=1.500000000000
+PcbTextSizeV=1.500000000000
+PcbTextSizeH=1.500000000000
+PcbTextThickness=0.300000000000
+ModuleTextSizeV=1.000000000000
+ModuleTextSizeH=1.000000000000
+ModuleTextSizeThickness=0.150000000000
+SolderMaskClearance=0.000000000000
+SolderMaskMinWidth=0.000000000000
+DrawSegmentWidth=0.200000000000
+BoardOutlineThickness=0.100000000000
+ModuleOutlineThickness=0.150000000000
+[cvpcb]
+version=1
+NetIExt=net
+[eeschema]
+version=1
+LibDir=
+[eeschema/libraries]
+LibName1=adc-dac
+LibName2=memory
+LibName3=xilinx
+LibName4=microcontrollers
+LibName5=dsp
+LibName6=microchip
+LibName7=analog_switches
+LibName8=motorola
+LibName9=texas
+LibName10=intel
+LibName11=audio
+LibName12=interface
+LibName13=digital-audio
+LibName14=philips
+LibName15=display
+LibName16=cypress
+LibName17=siliconi
+LibName18=opto
+LibName19=atmel
+LibName20=contrib
+LibName21=power
+LibName22=eSim_Plot
+LibName23=transistors
+LibName24=conn
+LibName25=eSim_User
+LibName26=regul
+LibName27=74xx
+LibName28=cmos4000
+LibName29=eSim_Analog
+LibName30=eSim_Devices
+LibName31=eSim_Digital
+LibName32=eSim_Hybrid
+LibName33=eSim_Miscellaneous
+LibName34=eSim_Power
+LibName35=eSim_Sources
+LibName36=eSim_Subckt
+LibName37=eSim_Nghdl
+LibName38=eSim_Ngveri
+LibName39=eSim_SKY130
+LibName40=eSim_SKY130_Subckts
diff --git a/library/SubcircuitLibrary/74HC147N/74HC147.sch b/library/SubcircuitLibrary/74HC147N/74HC147.sch
new file mode 100644
index 00000000..b111389b
--- /dev/null
+++ b/library/SubcircuitLibrary/74HC147N/74HC147.sch
@@ -0,0 +1,937 @@
+EESchema Schematic File Version 2
+LIBS:adc-dac
+LIBS:memory
+LIBS:xilinx
+LIBS:microcontrollers
+LIBS:dsp
+LIBS:microchip
+LIBS:analog_switches
+LIBS:motorola
+LIBS:texas
+LIBS:intel
+LIBS:audio
+LIBS:interface
+LIBS:digital-audio
+LIBS:philips
+LIBS:display
+LIBS:cypress
+LIBS:siliconi
+LIBS:opto
+LIBS:atmel
+LIBS:contrib
+LIBS:power
+LIBS:eSim_Plot
+LIBS:transistors
+LIBS:conn
+LIBS:eSim_User
+LIBS:regul
+LIBS:74xx
+LIBS:cmos4000
+LIBS:eSim_Analog
+LIBS:eSim_Devices
+LIBS:eSim_Digital
+LIBS:eSim_Hybrid
+LIBS:eSim_Miscellaneous
+LIBS:eSim_Power
+LIBS:eSim_Sources
+LIBS:eSim_Subckt
+LIBS:eSim_Nghdl
+LIBS:eSim_Ngveri
+LIBS:eSim_SKY130
+LIBS:eSim_SKY130_Subckts
+EELAYER 25 0
+EELAYER END
+$Descr A4 11693 8268
+encoding utf-8
+Sheet 1 1
+Title ""
+Date ""
+Rev ""
+Comp ""
+Comment1 ""
+Comment2 ""
+Comment3 ""
+Comment4 ""
+$EndDescr
+$Comp
+L d_inverter U2
+U 1 1 67DAC792
+P 900 1500
+F 0 "U2" H 900 1400 60 0000 C CNN
+F 1 "d_inverter" H 900 1650 60 0000 C CNN
+F 2 "" H 950 1450 60 0000 C CNN
+F 3 "" H 950 1450 60 0000 C CNN
+ 1 900 1500
+ 0 1 1 0
+$EndComp
+$Comp
+L d_inverter U6
+U 1 1 67DAC828
+P 2000 1500
+F 0 "U6" H 2000 1400 60 0000 C CNN
+F 1 "d_inverter" H 2000 1650 60 0000 C CNN
+F 2 "" H 2050 1450 60 0000 C CNN
+F 3 "" H 2050 1450 60 0000 C CNN
+ 1 2000 1500
+ 0 1 1 0
+$EndComp
+$Comp
+L d_inverter U12
+U 1 1 67DAC868
+P 3100 1500
+F 0 "U12" H 3100 1400 60 0000 C CNN
+F 1 "d_inverter" H 3100 1650 60 0000 C CNN
+F 2 "" H 3150 1450 60 0000 C CNN
+F 3 "" H 3150 1450 60 0000 C CNN
+ 1 3100 1500
+ 0 1 1 0
+$EndComp
+$Comp
+L d_inverter U15
+U 1 1 67DAC8AF
+P 4000 1500
+F 0 "U15" H 4000 1400 60 0000 C CNN
+F 1 "d_inverter" H 4000 1650 60 0000 C CNN
+F 2 "" H 4050 1450 60 0000 C CNN
+F 3 "" H 4050 1450 60 0000 C CNN
+ 1 4000 1500
+ 0 1 1 0
+$EndComp
+$Comp
+L d_inverter U20
+U 1 1 67DAC8E4
+P 4800 1500
+F 0 "U20" H 4800 1400 60 0000 C CNN
+F 1 "d_inverter" H 4800 1650 60 0000 C CNN
+F 2 "" H 4850 1450 60 0000 C CNN
+F 3 "" H 4850 1450 60 0000 C CNN
+ 1 4800 1500
+ 0 1 1 0
+$EndComp
+$Comp
+L d_inverter U22
+U 1 1 67DAC92F
+P 5600 1500
+F 0 "U22" H 5600 1400 60 0000 C CNN
+F 1 "d_inverter" H 5600 1650 60 0000 C CNN
+F 2 "" H 5650 1450 60 0000 C CNN
+F 3 "" H 5650 1450 60 0000 C CNN
+ 1 5600 1500
+ 0 1 1 0
+$EndComp
+$Comp
+L d_inverter U25
+U 1 1 67DAC96A
+P 6500 1500
+F 0 "U25" H 6500 1400 60 0000 C CNN
+F 1 "d_inverter" H 6500 1650 60 0000 C CNN
+F 2 "" H 6550 1450 60 0000 C CNN
+F 3 "" H 6550 1450 60 0000 C CNN
+ 1 6500 1500
+ 0 1 1 0
+$EndComp
+$Comp
+L d_inverter U26
+U 1 1 67DAC9AB
+P 7400 1500
+F 0 "U26" H 7400 1400 60 0000 C CNN
+F 1 "d_inverter" H 7400 1650 60 0000 C CNN
+F 2 "" H 7450 1450 60 0000 C CNN
+F 3 "" H 7450 1450 60 0000 C CNN
+ 1 7400 1500
+ 0 1 1 0
+$EndComp
+$Comp
+L d_inverter U29
+U 1 1 67DACA28
+P 8150 1500
+F 0 "U29" H 8150 1400 60 0000 C CNN
+F 1 "d_inverter" H 8150 1650 60 0000 C CNN
+F 2 "" H 8200 1450 60 0000 C CNN
+F 3 "" H 8200 1450 60 0000 C CNN
+ 1 8150 1500
+ 0 1 1 0
+$EndComp
+$Comp
+L d_nor U3
+U 1 1 67DACB1D
+P 1400 2300
+F 0 "U3" H 1400 2300 60 0000 C CNN
+F 1 "d_nor" H 1450 2400 60 0000 C CNN
+F 2 "" H 1400 2300 60 0000 C CNN
+F 3 "" H 1400 2300 60 0000 C CNN
+ 1 1400 2300
+ 0 1 1 0
+$EndComp
+$Comp
+L d_nor U4
+U 1 1 67DACC5A
+P 1450 5750
+F 0 "U4" H 1450 5750 60 0000 C CNN
+F 1 "d_nor" H 1500 5850 60 0000 C CNN
+F 2 "" H 1450 5750 60 0000 C CNN
+F 3 "" H 1450 5750 60 0000 C CNN
+ 1 1450 5750
+ 0 1 1 0
+$EndComp
+$Comp
+L d_buffer U5
+U 1 1 67DACCC1
+P 1500 6750
+F 0 "U5" H 1500 6700 60 0000 C CNN
+F 1 "d_buffer" H 1500 6800 60 0000 C CNN
+F 2 "" H 1500 6750 60 0000 C CNN
+F 3 "" H 1500 6750 60 0000 C CNN
+ 1 1500 6750
+ 0 1 1 0
+$EndComp
+$Comp
+L d_and U7
+U 1 1 67DACF12
+P 2350 4750
+F 0 "U7" H 2350 4750 60 0000 C CNN
+F 1 "d_and" H 2400 4850 60 0000 C CNN
+F 2 "" H 2350 4750 60 0000 C CNN
+F 3 "" H 2350 4750 60 0000 C CNN
+ 1 2350 4750
+ 0 1 1 0
+$EndComp
+$Comp
+L d_and U8
+U 1 1 67DACF7A
+P 2650 4750
+F 0 "U8" H 2650 4750 60 0000 C CNN
+F 1 "d_and" H 2700 4850 60 0000 C CNN
+F 2 "" H 2650 4750 60 0000 C CNN
+F 3 "" H 2650 4750 60 0000 C CNN
+ 1 2650 4750
+ 0 1 1 0
+$EndComp
+$Comp
+L d_and U11
+U 1 1 67DACFF9
+P 2950 4750
+F 0 "U11" H 2950 4750 60 0000 C CNN
+F 1 "d_and" H 3000 4850 60 0000 C CNN
+F 2 "" H 2950 4750 60 0000 C CNN
+F 3 "" H 2950 4750 60 0000 C CNN
+ 1 2950 4750
+ 0 1 1 0
+$EndComp
+$Comp
+L d_and U13
+U 1 1 67DAD040
+P 3250 4750
+F 0 "U13" H 3250 4750 60 0000 C CNN
+F 1 "d_and" H 3300 4850 60 0000 C CNN
+F 2 "" H 3250 4750 60 0000 C CNN
+F 3 "" H 3250 4750 60 0000 C CNN
+ 1 3250 4750
+ 0 1 1 0
+$EndComp
+$Comp
+L d_inverter U16
+U 1 1 67DAD25D
+P 4000 2250
+F 0 "U16" H 4000 2150 60 0000 C CNN
+F 1 "d_inverter" H 4000 2400 60 0000 C CNN
+F 2 "" H 4050 2200 60 0000 C CNN
+F 3 "" H 4050 2200 60 0000 C CNN
+ 1 4000 2250
+ 0 1 1 0
+$EndComp
+$Comp
+L d_and U14
+U 1 1 67DAD39E
+P 3750 4750
+F 0 "U14" H 3750 4750 60 0000 C CNN
+F 1 "d_and" H 3800 4850 60 0000 C CNN
+F 2 "" H 3750 4750 60 0000 C CNN
+F 3 "" H 3750 4750 60 0000 C CNN
+ 1 3750 4750
+ 0 1 1 0
+$EndComp
+$Comp
+L d_and U17
+U 1 1 67DAD401
+P 4050 4750
+F 0 "U17" H 4050 4750 60 0000 C CNN
+F 1 "d_and" H 4100 4850 60 0000 C CNN
+F 2 "" H 4050 4750 60 0000 C CNN
+F 3 "" H 4050 4750 60 0000 C CNN
+ 1 4050 4750
+ 0 1 1 0
+$EndComp
+$Comp
+L 4_and X2
+U 1 1 67DAD458
+P 4500 4700
+F 0 "X2" H 4550 4650 60 0000 C CNN
+F 1 "4_and" H 4600 4800 60 0000 C CNN
+F 2 "" H 4500 4700 60 0000 C CNN
+F 3 "" H 4500 4700 60 0000 C CNN
+ 1 4500 4700
+ 0 1 1 0
+$EndComp
+$Comp
+L 4_and X4
+U 1 1 67DAD4BB
+P 5000 4700
+F 0 "X4" H 5050 4650 60 0000 C CNN
+F 1 "4_and" H 5100 4800 60 0000 C CNN
+F 2 "" H 5000 4700 60 0000 C CNN
+F 3 "" H 5000 4700 60 0000 C CNN
+ 1 5000 4700
+ 0 1 1 0
+$EndComp
+$Comp
+L d_and U24
+U 1 1 67DAD522
+P 5800 4750
+F 0 "U24" H 5800 4750 60 0000 C CNN
+F 1 "d_and" H 5850 4850 60 0000 C CNN
+F 2 "" H 5800 4750 60 0000 C CNN
+F 3 "" H 5800 4750 60 0000 C CNN
+ 1 5800 4750
+ 0 1 1 0
+$EndComp
+$Comp
+L 3_and X5
+U 1 1 67DAD589
+P 6150 4650
+F 0 "X5" H 6250 4600 60 0000 C CNN
+F 1 "3_and" H 6300 4800 60 0000 C CNN
+F 2 "" H 6150 4650 60 0000 C CNN
+F 3 "" H 6150 4650 60 0000 C CNN
+ 1 6150 4650
+ 0 1 1 0
+$EndComp
+$Comp
+L 4_and X7
+U 1 1 67DAD5E4
+P 6650 4700
+F 0 "X7" H 6700 4650 60 0000 C CNN
+F 1 "4_and" H 6750 4800 60 0000 C CNN
+F 2 "" H 6650 4700 60 0000 C CNN
+F 3 "" H 6650 4700 60 0000 C CNN
+ 1 6650 4700
+ 0 1 1 0
+$EndComp
+$Comp
+L 3_and X8
+U 1 1 67DAD6AD
+P 7050 4650
+F 0 "X8" H 7150 4600 60 0000 C CNN
+F 1 "3_and" H 7200 4800 60 0000 C CNN
+F 2 "" H 7050 4650 60 0000 C CNN
+F 3 "" H 7050 4650 60 0000 C CNN
+ 1 7050 4650
+ 0 1 1 0
+$EndComp
+$Comp
+L 3_and X9
+U 1 1 67DAD7F1
+P 7600 4900
+F 0 "X9" H 7700 4850 60 0000 C CNN
+F 1 "3_and" H 7750 5050 60 0000 C CNN
+F 2 "" H 7600 4900 60 0000 C CNN
+F 3 "" H 7600 4900 60 0000 C CNN
+ 1 7600 4900
+ 0 1 1 0
+$EndComp
+$Comp
+L d_inverter U21
+U 1 1 67DADB58
+P 4800 2250
+F 0 "U21" H 4800 2150 60 0000 C CNN
+F 1 "d_inverter" H 4800 2400 60 0000 C CNN
+F 2 "" H 4850 2200 60 0000 C CNN
+F 3 "" H 4850 2200 60 0000 C CNN
+ 1 4800 2250
+ 0 1 1 0
+$EndComp
+$Comp
+L d_inverter U23
+U 1 1 67DADBBD
+P 5600 2250
+F 0 "U23" H 5600 2150 60 0000 C CNN
+F 1 "d_inverter" H 5600 2400 60 0000 C CNN
+F 2 "" H 5650 2200 60 0000 C CNN
+F 3 "" H 5650 2200 60 0000 C CNN
+ 1 5600 2250
+ 0 1 1 0
+$EndComp
+$Comp
+L d_inverter U27
+U 1 1 67DADC1E
+P 7400 2250
+F 0 "U27" H 7400 2150 60 0000 C CNN
+F 1 "d_inverter" H 7400 2400 60 0000 C CNN
+F 2 "" H 7450 2200 60 0000 C CNN
+F 3 "" H 7450 2200 60 0000 C CNN
+ 1 7400 2250
+ 0 1 1 0
+$EndComp
+Wire Wire Line
+ 900 1800 900 5300
+Wire Wire Line
+ 900 1850 1400 1850
+Wire Wire Line
+ 2000 1800 2000 5300
+Wire Wire Line
+ 2000 1850 1500 1850
+Wire Wire Line
+ 900 5300 1450 5300
+Connection ~ 900 1850
+Wire Wire Line
+ 2000 5300 1550 5300
+Connection ~ 2000 1850
+Wire Wire Line
+ 1500 6200 1500 6250
+Wire Wire Line
+ 1500 7400 1500 7500
+Wire Wire Line
+ 1500 7500 2100 7500
+Wire Wire Line
+ 1450 2750 1450 4150
+Wire Wire Line
+ 2350 4300 2350 4150
+Connection ~ 2350 4150
+Wire Wire Line
+ 2650 4150 2650 4300
+Connection ~ 2650 4150
+Wire Wire Line
+ 2950 4150 2950 4300
+Connection ~ 2950 4150
+Wire Wire Line
+ 3250 4150 3250 4300
+Connection ~ 3250 4150
+Wire Wire Line
+ 3100 1800 3100 2150
+Wire Wire Line
+ 3100 2150 2450 2150
+Wire Wire Line
+ 2450 2150 2450 4300
+Wire Wire Line
+ 4000 1800 4000 1950
+Wire Wire Line
+ 4000 1900 3200 1900
+Wire Wire Line
+ 3200 1900 3200 2250
+Wire Wire Line
+ 3200 2250 2750 2250
+Wire Wire Line
+ 2750 2250 2750 4300
+Connection ~ 4000 1900
+Wire Wire Line
+ 7100 5150 7400 5150
+Wire Wire Line
+ 7400 5150 7400 4550
+Wire Wire Line
+ 7400 4550 7550 4550
+Wire Wire Line
+ 3050 4300 3050 3250
+Wire Wire Line
+ 3050 3250 6300 3250
+Wire Wire Line
+ 6300 3250 6300 4300
+Wire Wire Line
+ 4800 1800 4800 1950
+Wire Wire Line
+ 5600 1800 5600 1950
+Wire Wire Line
+ 7400 1950 7400 1800
+Wire Wire Line
+ 4800 1900 4450 1900
+Wire Wire Line
+ 4450 1900 4450 3250
+Connection ~ 4450 3250
+Connection ~ 4800 1900
+Wire Wire Line
+ 4000 2550 4000 3400
+Wire Wire Line
+ 4000 3400 7100 3400
+Wire Wire Line
+ 7100 3400 7100 4300
+Wire Wire Line
+ 1450 4150 7000 4150
+Wire Wire Line
+ 7000 4150 7000 4300
+Wire Wire Line
+ 3750 4300 3750 4150
+Connection ~ 3750 4150
+Wire Wire Line
+ 4050 4300 4050 4150
+Connection ~ 4050 4150
+Wire Wire Line
+ 4350 4300 4350 4150
+Connection ~ 4350 4150
+Wire Wire Line
+ 4850 4300 4850 4150
+Connection ~ 4850 4150
+Wire Wire Line
+ 5800 4300 5800 4150
+Connection ~ 5800 4150
+Wire Wire Line
+ 6100 4300 6100 4150
+Connection ~ 6100 4150
+Wire Wire Line
+ 6500 4300 6500 4150
+Connection ~ 6500 4150
+Wire Wire Line
+ 6600 4300 6600 3400
+Connection ~ 6600 3400
+Wire Wire Line
+ 6200 4300 6200 3400
+Connection ~ 6200 3400
+Wire Wire Line
+ 5900 4000 5900 4300
+Wire Wire Line
+ 2450 4000 5900 4000
+Connection ~ 2450 4000
+Wire Wire Line
+ 5600 1900 5200 1900
+Wire Wire Line
+ 5200 1900 5200 2900
+Wire Wire Line
+ 5200 2900 3350 2900
+Wire Wire Line
+ 3350 2900 3350 4300
+Connection ~ 5600 1900
+Wire Wire Line
+ 3850 4300 3850 4000
+Connection ~ 3850 4000
+Wire Wire Line
+ 4150 4300 4150 3800
+Wire Wire Line
+ 4150 3800 2750 3800
+Connection ~ 2750 3800
+Wire Wire Line
+ 4950 4300 4950 3100
+Wire Wire Line
+ 4950 3100 4800 3100
+Wire Wire Line
+ 4800 2550 4800 3500
+Wire Wire Line
+ 4450 4300 4450 3500
+Wire Wire Line
+ 4450 3500 4800 3500
+Connection ~ 4800 3100
+Wire Wire Line
+ 5150 4300 5150 3100
+Wire Wire Line
+ 4550 4300 4550 3600
+Wire Wire Line
+ 4550 3600 7200 3600
+Wire Wire Line
+ 7200 3600 7200 4300
+Wire Wire Line
+ 4650 4300 4650 3700
+Wire Wire Line
+ 4650 3700 6800 3700
+Wire Wire Line
+ 6800 3700 6800 4300
+Wire Wire Line
+ 5050 4300 5050 3600
+Connection ~ 5050 3600
+Wire Wire Line
+ 6700 4300 6700 3600
+Connection ~ 6700 3600
+Wire Wire Line
+ 5600 2550 5600 3600
+Connection ~ 5600 3600
+Wire Wire Line
+ 6500 1800 6500 3700
+Connection ~ 6500 3700
+Wire Wire Line
+ 5150 3100 7050 3100
+Wire Wire Line
+ 7050 3100 7050 1900
+Wire Wire Line
+ 7050 1900 7400 1900
+Connection ~ 7400 1900
+Wire Wire Line
+ 7400 2550 7400 2800
+Wire Wire Line
+ 7400 2800 7650 2800
+Wire Wire Line
+ 7650 2800 7650 4550
+Wire Wire Line
+ 8150 1800 8150 1900
+Wire Wire Line
+ 8150 1900 7750 1900
+Wire Wire Line
+ 7750 1900 7750 4550
+Wire Wire Line
+ 900 2750 5500 2750
+Wire Wire Line
+ 5500 2750 5500 5450
+Connection ~ 900 2750
+$Comp
+L 4_OR X1
+U 1 1 67DAFF93
+P 2850 5800
+F 0 "X1" H 3000 5700 60 0000 C CNN
+F 1 "4_OR" H 3000 5900 60 0000 C CNN
+F 2 "" H 2850 5800 60 0000 C CNN
+F 3 "" H 2850 5800 60 0000 C CNN
+ 1 2850 5800
+ 0 1 1 0
+$EndComp
+$Comp
+L 4_OR X3
+U 1 1 67DB0006
+P 4550 5800
+F 0 "X3" H 4700 5700 60 0000 C CNN
+F 1 "4_OR" H 4700 5900 60 0000 C CNN
+F 2 "" H 4550 5800 60 0000 C CNN
+F 3 "" H 4550 5800 60 0000 C CNN
+ 1 4550 5800
+ 0 1 1 0
+$EndComp
+$Comp
+L 4_OR X6
+U 1 1 67DB0081
+P 6500 5800
+F 0 "X6" H 6650 5700 60 0000 C CNN
+F 1 "4_OR" H 6650 5900 60 0000 C CNN
+F 2 "" H 6500 5800 60 0000 C CNN
+F 3 "" H 6500 5800 60 0000 C CNN
+ 1 6500 5800
+ 0 1 1 0
+$EndComp
+$Comp
+L d_or U28
+U 1 1 67DB0144
+P 7800 6250
+F 0 "U28" H 7800 6250 60 0000 C CNN
+F 1 "d_or" H 7800 6350 60 0000 C CNN
+F 2 "" H 7800 6250 60 0000 C CNN
+F 3 "" H 7800 6250 60 0000 C CNN
+ 1 7800 6250
+ 1 0 0 -1
+$EndComp
+$Comp
+L d_inverter U9
+U 1 1 67DB0291
+P 2850 6750
+F 0 "U9" H 2850 6650 60 0000 C CNN
+F 1 "d_inverter" H 2850 6900 60 0000 C CNN
+F 2 "" H 2900 6700 60 0000 C CNN
+F 3 "" H 2900 6700 60 0000 C CNN
+ 1 2850 6750
+ 0 1 1 0
+$EndComp
+$Comp
+L d_inverter U18
+U 1 1 67DB0320
+P 4550 6750
+F 0 "U18" H 4550 6650 60 0000 C CNN
+F 1 "d_inverter" H 4550 6900 60 0000 C CNN
+F 2 "" H 4600 6700 60 0000 C CNN
+F 3 "" H 4600 6700 60 0000 C CNN
+ 1 4550 6750
+ 0 1 1 0
+$EndComp
+$Comp
+L d_inverter U30
+U 1 1 67DB04A1
+P 8600 6200
+F 0 "U30" H 8600 6100 60 0000 C CNN
+F 1 "d_inverter" H 8600 6350 60 0000 C CNN
+F 2 "" H 8650 6150 60 0000 C CNN
+F 3 "" H 8650 6150 60 0000 C CNN
+ 1 8600 6200
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 2400 5200 2400 5450
+Wire Wire Line
+ 2400 5450 2700 5450
+Wire Wire Line
+ 2700 5200 2700 5300
+Wire Wire Line
+ 2700 5300 2800 5300
+Wire Wire Line
+ 2800 5300 2800 5450
+Wire Wire Line
+ 3000 5200 3000 5300
+Wire Wire Line
+ 3000 5300 2900 5300
+Wire Wire Line
+ 2900 5300 2900 5450
+Wire Wire Line
+ 3000 5450 3300 5450
+Wire Wire Line
+ 3300 5450 3300 5200
+Wire Wire Line
+ 3800 5200 3800 5450
+Wire Wire Line
+ 3800 5450 4400 5450
+Wire Wire Line
+ 4100 5200 4100 5350
+Wire Wire Line
+ 4100 5350 4500 5350
+Wire Wire Line
+ 4500 5350 4500 5450
+Wire Wire Line
+ 4500 5200 4600 5200
+Wire Wire Line
+ 4600 5200 4600 5450
+Wire Wire Line
+ 5000 5200 5000 5450
+Wire Wire Line
+ 5000 5450 4700 5450
+Wire Wire Line
+ 5500 5450 6350 5450
+Wire Wire Line
+ 5850 5200 5850 5350
+Wire Wire Line
+ 5850 5350 6450 5350
+Wire Wire Line
+ 6450 5350 6450 5450
+Wire Wire Line
+ 6200 5150 6200 5250
+Wire Wire Line
+ 6200 5250 6550 5250
+Wire Wire Line
+ 6550 5250 6550 5450
+Wire Wire Line
+ 6650 5200 6650 5450
+Wire Wire Line
+ 6500 6350 6500 6450
+Wire Wire Line
+ 6500 6450 7300 6450
+Wire Wire Line
+ 7300 6450 7300 6250
+Wire Wire Line
+ 7300 6250 7350 6250
+Wire Wire Line
+ 7650 5400 7650 6000
+Wire Wire Line
+ 7650 6000 7250 6000
+Wire Wire Line
+ 7250 6000 7250 6150
+Wire Wire Line
+ 7250 6150 7350 6150
+Wire Wire Line
+ 8250 6200 8300 6200
+Wire Wire Line
+ 8900 6200 9050 6200
+Wire Wire Line
+ 2850 6450 2850 6350
+Wire Wire Line
+ 2850 7050 2850 7150
+Wire Wire Line
+ 4550 6450 4550 6350
+Wire Wire Line
+ 4550 7050 4550 7150
+$Comp
+L d_buffer U10
+U 1 1 67DB1B9D
+P 2850 7650
+F 0 "U10" H 2850 7600 60 0000 C CNN
+F 1 "d_buffer" H 2850 7700 60 0000 C CNN
+F 2 "" H 2850 7650 60 0000 C CNN
+F 3 "" H 2850 7650 60 0000 C CNN
+ 1 2850 7650
+ 0 1 1 0
+$EndComp
+$Comp
+L d_buffer U19
+U 1 1 67DB1D72
+P 4550 7650
+F 0 "U19" H 4550 7600 60 0000 C CNN
+F 1 "d_buffer" H 4550 7700 60 0000 C CNN
+F 2 "" H 4550 7650 60 0000 C CNN
+F 3 "" H 4550 7650 60 0000 C CNN
+ 1 4550 7650
+ 0 1 1 0
+$EndComp
+$Comp
+L d_buffer U31
+U 1 1 67DB1EA9
+P 9550 6200
+F 0 "U31" H 9550 6150 60 0000 C CNN
+F 1 "d_buffer" H 9550 6250 60 0000 C CNN
+F 2 "" H 9550 6200 60 0000 C CNN
+F 3 "" H 9550 6200 60 0000 C CNN
+ 1 9550 6200
+ 1 0 0 -1
+$EndComp
+Wire Wire Line
+ 10200 6200 10400 6200
+Wire Wire Line
+ 900 1200 900 1100
+Wire Wire Line
+ 2000 1100 2000 1200
+Wire Wire Line
+ 3100 1200 3100 1100
+Wire Wire Line
+ 4000 1200 4000 1100
+Wire Wire Line
+ 4800 1200 4800 1100
+Wire Wire Line
+ 5600 1100 5600 1200
+Wire Wire Line
+ 6500 1200 6500 1100
+Wire Wire Line
+ 7400 1200 7400 1100
+Wire Wire Line
+ 8150 1200 8150 1100
+$Comp
+L PORT U1
+U 1 1 67DB34F3
+P 900 850
+F 0 "U1" H 950 950 30 0000 C CNN
+F 1 "PORT" H 900 850 30 0000 C CNN
+F 2 "" H 900 850 60 0000 C CNN
+F 3 "" H 900 850 60 0000 C CNN
+ 1 900 850
+ 0 1 1 0
+$EndComp
+Wire Wire Line
+ 2850 8300 2850 9150
+Wire Wire Line
+ 4550 8300 4550 8800
+Wire Wire Line
+ 2100 7500 2100 9650
+Wire Wire Line
+ 2100 9650 10550 9650
+Wire Wire Line
+ 2850 9150 10500 9150
+Wire Wire Line
+ 4550 8800 10500 8800
+$Comp
+L PORT U1
+U 2 1 67DB7619
+P 2000 850
+F 0 "U1" H 2050 950 30 0000 C CNN
+F 1 "PORT" H 2000 850 30 0000 C CNN
+F 2 "" H 2000 850 60 0000 C CNN
+F 3 "" H 2000 850 60 0000 C CNN
+ 2 2000 850
+ 0 1 1 0
+$EndComp
+$Comp
+L PORT U1
+U 3 1 67DB76C6
+P 3100 850
+F 0 "U1" H 3150 950 30 0000 C CNN
+F 1 "PORT" H 3100 850 30 0000 C CNN
+F 2 "" H 3100 850 60 0000 C CNN
+F 3 "" H 3100 850 60 0000 C CNN
+ 3 3100 850
+ 0 1 1 0
+$EndComp
+$Comp
+L PORT U1
+U 4 1 67DB77AB
+P 4000 850
+F 0 "U1" H 4050 950 30 0000 C CNN
+F 1 "PORT" H 4000 850 30 0000 C CNN
+F 2 "" H 4000 850 60 0000 C CNN
+F 3 "" H 4000 850 60 0000 C CNN
+ 4 4000 850
+ 0 1 1 0
+$EndComp
+$Comp
+L PORT U1
+U 5 1 67DB782E
+P 4800 850
+F 0 "U1" H 4850 950 30 0000 C CNN
+F 1 "PORT" H 4800 850 30 0000 C CNN
+F 2 "" H 4800 850 60 0000 C CNN
+F 3 "" H 4800 850 60 0000 C CNN
+ 5 4800 850
+ 0 1 1 0
+$EndComp
+$Comp
+L PORT U1
+U 6 1 67DB7961
+P 5600 850
+F 0 "U1" H 5650 950 30 0000 C CNN
+F 1 "PORT" H 5600 850 30 0000 C CNN
+F 2 "" H 5600 850 60 0000 C CNN
+F 3 "" H 5600 850 60 0000 C CNN
+ 6 5600 850
+ 0 1 1 0
+$EndComp
+$Comp
+L PORT U1
+U 7 1 67DB7A9F
+P 6500 850
+F 0 "U1" H 6550 950 30 0000 C CNN
+F 1 "PORT" H 6500 850 30 0000 C CNN
+F 2 "" H 6500 850 60 0000 C CNN
+F 3 "" H 6500 850 60 0000 C CNN
+ 7 6500 850
+ 0 1 1 0
+$EndComp
+$Comp
+L PORT U1
+U 8 1 67DB7B24
+P 7400 850
+F 0 "U1" H 7450 950 30 0000 C CNN
+F 1 "PORT" H 7400 850 30 0000 C CNN
+F 2 "" H 7400 850 60 0000 C CNN
+F 3 "" H 7400 850 60 0000 C CNN
+ 8 7400 850
+ 0 1 1 0
+$EndComp
+$Comp
+L PORT U1
+U 9 1 67DB7CF2
+P 8150 850
+F 0 "U1" H 8200 950 30 0000 C CNN
+F 1 "PORT" H 8150 850 30 0000 C CNN
+F 2 "" H 8150 850 60 0000 C CNN
+F 3 "" H 8150 850 60 0000 C CNN
+ 9 8150 850
+ 0 1 1 0
+$EndComp
+$Comp
+L PORT U1
+U 10 1 67DB7FB9
+P 10650 6200
+F 0 "U1" H 10700 6300 30 0000 C CNN
+F 1 "PORT" H 10650 6200 30 0000 C CNN
+F 2 "" H 10650 6200 60 0000 C CNN
+F 3 "" H 10650 6200 60 0000 C CNN
+ 10 10650 6200
+ -1 0 0 1
+$EndComp
+$Comp
+L PORT U1
+U 11 1 67DB8409
+P 10750 8800
+F 0 "U1" H 10800 8900 30 0000 C CNN
+F 1 "PORT" H 10750 8800 30 0000 C CNN
+F 2 "" H 10750 8800 60 0000 C CNN
+F 3 "" H 10750 8800 60 0000 C CNN
+ 11 10750 8800
+ -1 0 0 1
+$EndComp
+$Comp
+L PORT U1
+U 12 1 67DB8512
+P 10750 9150
+F 0 "U1" H 10800 9250 30 0000 C CNN
+F 1 "PORT" H 10750 9150 30 0000 C CNN
+F 2 "" H 10750 9150 60 0000 C CNN
+F 3 "" H 10750 9150 60 0000 C CNN
+ 12 10750 9150
+ -1 0 0 1
+$EndComp
+$Comp
+L PORT U1
+U 13 1 67DB8607
+P 10800 9650
+F 0 "U1" H 10850 9750 30 0000 C CNN
+F 1 "PORT" H 10800 9650 30 0000 C CNN
+F 2 "" H 10800 9650 60 0000 C CNN
+F 3 "" H 10800 9650 60 0000 C CNN
+ 13 10800 9650
+ -1 0 0 1
+$EndComp
+$EndSCHEMATC
diff --git a/library/SubcircuitLibrary/74HC147N/74HC147.sub b/library/SubcircuitLibrary/74HC147N/74HC147.sub
new file mode 100644
index 00000000..0d516186
--- /dev/null
+++ b/library/SubcircuitLibrary/74HC147N/74HC147.sub
@@ -0,0 +1,138 @@
+* Subcircuit 74HC147
+.subckt 74HC147 net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_ net-_u1-pad5_ net-_u1-pad6_ net-_u1-pad7_ net-_u1-pad8_ net-_u1-pad9_ net-_u1-pad10_ net-_u1-pad11_ net-_u1-pad12_ net-_u1-pad13_
+* c:\users\senba\desktop\fossee\esim\library\subcircuitlibrary\74hc147\74hc147.cir
+.include 3_and.sub
+.include 4_OR.sub
+.include 4_and.sub
+* u2 net-_u1-pad1_ net-_u2-pad2_ d_inverter
+* u6 net-_u1-pad2_ net-_u3-pad1_ d_inverter
+* u12 net-_u1-pad3_ net-_u12-pad2_ d_inverter
+* u15 net-_u1-pad4_ net-_u15-pad2_ d_inverter
+* u20 net-_u1-pad5_ net-_u11-pad1_ d_inverter
+* u22 net-_u1-pad6_ net-_u13-pad1_ d_inverter
+* u25 net-_u1-pad7_ net-_u25-pad2_ d_inverter
+* u26 net-_u1-pad8_ net-_u26-pad2_ d_inverter
+* u29 net-_u1-pad9_ net-_u29-pad2_ d_inverter
+* u3 net-_u3-pad1_ net-_u2-pad2_ net-_u11-pad2_ d_nor
+* u4 net-_u3-pad1_ net-_u2-pad2_ net-_u4-pad3_ d_nor
+* u5 net-_u4-pad3_ net-_u1-pad13_ d_buffer
+* u7 net-_u12-pad2_ net-_u11-pad2_ net-_u7-pad3_ d_and
+* u8 net-_u15-pad2_ net-_u11-pad2_ net-_u8-pad3_ d_and
+* u11 net-_u11-pad1_ net-_u11-pad2_ net-_u11-pad3_ d_and
+* u13 net-_u13-pad1_ net-_u11-pad2_ net-_u13-pad3_ d_and
+* u16 net-_u15-pad2_ net-_u16-pad2_ d_inverter
+* u14 net-_u12-pad2_ net-_u11-pad2_ net-_u14-pad3_ d_and
+* u17 net-_u15-pad2_ net-_u11-pad2_ net-_u17-pad3_ d_and
+x2 net-_u25-pad2_ net-_u23-pad2_ net-_u21-pad2_ net-_u11-pad2_ net-_x2-pad5_ 4_and
+x4 net-_u26-pad2_ net-_u23-pad2_ net-_u21-pad2_ net-_u11-pad2_ net-_x3-pad1_ 4_and
+* u24 net-_u12-pad2_ net-_u11-pad2_ net-_u24-pad3_ d_and
+x5 net-_u11-pad1_ net-_u16-pad2_ net-_u11-pad2_ net-_x5-pad4_ 3_and
+x7 net-_u25-pad2_ net-_u23-pad2_ net-_u16-pad2_ net-_u11-pad2_ net-_x6-pad1_ 4_and
+x8 net-_u23-pad2_ net-_u16-pad2_ net-_u11-pad2_ net-_x8-pad4_ 3_and
+x9 net-_u29-pad2_ net-_u27-pad2_ net-_x8-pad4_ net-_u28-pad1_ 3_and
+* u21 net-_u11-pad1_ net-_u21-pad2_ d_inverter
+* u23 net-_u13-pad1_ net-_u23-pad2_ d_inverter
+* u27 net-_u26-pad2_ net-_u27-pad2_ d_inverter
+x1 net-_u13-pad3_ net-_u11-pad3_ net-_u8-pad3_ net-_u7-pad3_ net-_u9-pad1_ 4_OR
+x3 net-_x3-pad1_ net-_x2-pad5_ net-_u17-pad3_ net-_u14-pad3_ net-_u18-pad1_ 4_OR
+x6 net-_x6-pad1_ net-_x5-pad4_ net-_u24-pad3_ net-_u2-pad2_ net-_u28-pad2_ 4_OR
+* u28 net-_u28-pad1_ net-_u28-pad2_ net-_u28-pad3_ d_or
+* u9 net-_u9-pad1_ net-_u10-pad1_ d_inverter
+* u18 net-_u18-pad1_ net-_u18-pad2_ d_inverter
+* u30 net-_u28-pad3_ net-_u30-pad2_ d_inverter
+* u10 net-_u10-pad1_ net-_u1-pad12_ d_buffer
+* u19 net-_u18-pad2_ net-_u1-pad11_ d_buffer
+* u31 net-_u30-pad2_ net-_u1-pad10_ d_buffer
+a1 net-_u1-pad1_ net-_u2-pad2_ u2
+a2 net-_u1-pad2_ net-_u3-pad1_ u6
+a3 net-_u1-pad3_ net-_u12-pad2_ u12
+a4 net-_u1-pad4_ net-_u15-pad2_ u15
+a5 net-_u1-pad5_ net-_u11-pad1_ u20
+a6 net-_u1-pad6_ net-_u13-pad1_ u22
+a7 net-_u1-pad7_ net-_u25-pad2_ u25
+a8 net-_u1-pad8_ net-_u26-pad2_ u26
+a9 net-_u1-pad9_ net-_u29-pad2_ u29
+a10 [net-_u3-pad1_ net-_u2-pad2_ ] net-_u11-pad2_ u3
+a11 [net-_u3-pad1_ net-_u2-pad2_ ] net-_u4-pad3_ u4
+a12 net-_u4-pad3_ net-_u1-pad13_ u5
+a13 [net-_u12-pad2_ net-_u11-pad2_ ] net-_u7-pad3_ u7
+a14 [net-_u15-pad2_ net-_u11-pad2_ ] net-_u8-pad3_ u8
+a15 [net-_u11-pad1_ net-_u11-pad2_ ] net-_u11-pad3_ u11
+a16 [net-_u13-pad1_ net-_u11-pad2_ ] net-_u13-pad3_ u13
+a17 net-_u15-pad2_ net-_u16-pad2_ u16
+a18 [net-_u12-pad2_ net-_u11-pad2_ ] net-_u14-pad3_ u14
+a19 [net-_u15-pad2_ net-_u11-pad2_ ] net-_u17-pad3_ u17
+a20 [net-_u12-pad2_ net-_u11-pad2_ ] net-_u24-pad3_ u24
+a21 net-_u11-pad1_ net-_u21-pad2_ u21
+a22 net-_u13-pad1_ net-_u23-pad2_ u23
+a23 net-_u26-pad2_ net-_u27-pad2_ u27
+a24 [net-_u28-pad1_ net-_u28-pad2_ ] net-_u28-pad3_ u28
+a25 net-_u9-pad1_ net-_u10-pad1_ u9
+a26 net-_u18-pad1_ net-_u18-pad2_ u18
+a27 net-_u28-pad3_ net-_u30-pad2_ u30
+a28 net-_u10-pad1_ net-_u1-pad12_ u10
+a29 net-_u18-pad2_ net-_u1-pad11_ u19
+a30 net-_u30-pad2_ net-_u1-pad10_ u31
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u2 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u6 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u12 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u15 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u20 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u22 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u25 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u26 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u29 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_nor, NgSpice Name: d_nor
+.model u3 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_nor, NgSpice Name: d_nor
+.model u4 d_nor(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_buffer, NgSpice Name: d_buffer
+.model u5 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u7 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u8 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u11 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u13 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u16 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u14 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u17 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u24 d_and(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u21 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u23 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u27 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_or, NgSpice Name: d_or
+.model u28 d_or(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u9 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u18 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_inverter, NgSpice Name: d_inverter
+.model u30 d_inverter(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_buffer, NgSpice Name: d_buffer
+.model u10 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_buffer, NgSpice Name: d_buffer
+.model u19 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Schematic Name: d_buffer, NgSpice Name: d_buffer
+.model u31 d_buffer(rise_delay=1.0e-9 fall_delay=1.0e-9 input_load=1.0e-12 )
+* Control Statements
+
+.ends 74HC147 \ No newline at end of file
diff --git a/library/SubcircuitLibrary/74HC147N/74HC147_Previous_Values.xml b/library/SubcircuitLibrary/74HC147N/74HC147_Previous_Values.xml
new file mode 100644
index 00000000..36942e87
--- /dev/null
+++ b/library/SubcircuitLibrary/74HC147N/74HC147_Previous_Values.xml
@@ -0,0 +1 @@
+<KicadtoNgspice><analysis><ac><field1 name="Lin">true</field1><field2 name="Dec">false</field2><field3 name="Oct">false</field3><field4 name="Start Frequency" /><field5 name="Stop Frequency" /><field6 name="No. of points" /><field7 name="Start Fre Combo">Hz</field7><field8 name="Stop Fre Combo">Hz</field8></ac><dc><field1 name="Source 1" /><field2 name="Start" /><field3 name="Increment" /><field4 name="Stop" /><field5 name="Operating Point">0</field5><field6 name="Start Combo">Volts or Amperes</field6><field7 name="Increment Combo">Volts or Amperes</field7><field8 name="Stop Combo">Volts or Amperes</field8><field9 name="Source 2" /><field10 name="Start" /><field11 name="Increment" /><field12 name="Stop" /><field13 name="Start Combo">Volts or Amperes</field13><field14 name="Increment Combo">Volts or Amperes</field14><field15 name="Stop Combo">Volts or Amperes</field15></dc><tran><field1 name="Start Time" /><field2 name="Step Time" /><field3 name="Stop Time" /><field4 name="Start Combo">sec</field4><field5 name="Step Combo">sec</field5><field6 name="Stop Combo">sec</field6></tran></analysis><source /><model><u2 name="type">d_inverter<field1 name="Enter Rise Delay (default=1.0e-9)" /><field2 name="Enter Fall Delay (default=1.0e-9)" /><field3 name="Enter Input Load (default=1.0e-12)" /></u2><u6 name="type">d_inverter<field4 name="Enter Rise Delay (default=1.0e-9)" /><field5 name="Enter Fall Delay (default=1.0e-9)" /><field6 name="Enter Input Load (default=1.0e-12)" /></u6><u12 name="type">d_inverter<field7 name="Enter Rise Delay (default=1.0e-9)" /><field8 name="Enter Fall Delay (default=1.0e-9)" /><field9 name="Enter Input Load (default=1.0e-12)" /></u12><u15 name="type">d_inverter<field10 name="Enter Rise Delay (default=1.0e-9)" /><field11 name="Enter Fall Delay (default=1.0e-9)" /><field12 name="Enter Input Load (default=1.0e-12)" /></u15><u20 name="type">d_inverter<field13 name="Enter Rise Delay (default=1.0e-9)" /><field14 name="Enter Fall Delay (default=1.0e-9)" /><field15 name="Enter Input Load (default=1.0e-12)" /></u20><u22 name="type">d_inverter<field16 name="Enter Rise Delay (default=1.0e-9)" /><field17 name="Enter Fall Delay (default=1.0e-9)" /><field18 name="Enter Input Load (default=1.0e-12)" /></u22><u25 name="type">d_inverter<field19 name="Enter Rise Delay (default=1.0e-9)" /><field20 name="Enter Fall Delay (default=1.0e-9)" /><field21 name="Enter Input Load (default=1.0e-12)" /></u25><u26 name="type">d_inverter<field22 name="Enter Rise Delay (default=1.0e-9)" /><field23 name="Enter Fall Delay (default=1.0e-9)" /><field24 name="Enter Input Load (default=1.0e-12)" /></u26><u29 name="type">d_inverter<field25 name="Enter Rise Delay (default=1.0e-9)" /><field26 name="Enter Fall Delay (default=1.0e-9)" /><field27 name="Enter Input Load (default=1.0e-12)" /></u29><u3 name="type">d_nor<field28 name="Enter Rise Delay (default=1.0e-9)" /><field29 name="Enter Fall Delay (default=1.0e-9)" /><field30 name="Enter Input Load (default=1.0e-12)" /></u3><u4 name="type">d_nor<field31 name="Enter Rise Delay (default=1.0e-9)" /><field32 name="Enter Fall Delay (default=1.0e-9)" /><field33 name="Enter Input Load (default=1.0e-12)" /></u4><u5 name="type">d_buffer<field34 name="Enter Rise Delay (default=1.0e-9)" /><field35 name="Enter Fall Delay (default=1.0e-9)" /><field36 name="Enter Input Load (default=1.0e-12)" /></u5><u7 name="type">d_and<field37 name="Enter Rise Delay (default=1.0e-9)" /><field38 name="Enter Fall Delay (default=1.0e-9)" /><field39 name="Enter Input Load (default=1.0e-12)" /></u7><u8 name="type">d_and<field40 name="Enter Rise Delay (default=1.0e-9)" /><field41 name="Enter Fall Delay (default=1.0e-9)" /><field42 name="Enter Input Load (default=1.0e-12)" /></u8><u11 name="type">d_and<field43 name="Enter Rise Delay (default=1.0e-9)" /><field44 name="Enter Fall Delay (default=1.0e-9)" /><field45 name="Enter Input Load (default=1.0e-12)" /></u11><u13 name="type">d_and<field46 name="Enter Rise Delay (default=1.0e-9)" /><field47 name="Enter Fall Delay (default=1.0e-9)" /><field48 name="Enter Input Load (default=1.0e-12)" /></u13><u16 name="type">d_inverter<field49 name="Enter Rise Delay (default=1.0e-9)" /><field50 name="Enter Fall Delay (default=1.0e-9)" /><field51 name="Enter Input Load (default=1.0e-12)" /></u16><u14 name="type">d_and<field52 name="Enter Rise Delay (default=1.0e-9)" /><field53 name="Enter Fall Delay (default=1.0e-9)" /><field54 name="Enter Input Load (default=1.0e-12)" /></u14><u17 name="type">d_and<field55 name="Enter Rise Delay (default=1.0e-9)" /><field56 name="Enter Fall Delay (default=1.0e-9)" /><field57 name="Enter Input Load (default=1.0e-12)" /></u17><u24 name="type">d_and<field58 name="Enter Rise Delay (default=1.0e-9)" /><field59 name="Enter Fall Delay (default=1.0e-9)" /><field60 name="Enter Input Load (default=1.0e-12)" /></u24><u21 name="type">d_inverter<field61 name="Enter Rise Delay (default=1.0e-9)" /><field62 name="Enter Fall Delay (default=1.0e-9)" /><field63 name="Enter Input Load (default=1.0e-12)" /></u21><u23 name="type">d_inverter<field64 name="Enter Rise Delay (default=1.0e-9)" /><field65 name="Enter Fall Delay (default=1.0e-9)" /><field66 name="Enter Input Load (default=1.0e-12)" /></u23><u27 name="type">d_inverter<field67 name="Enter Rise Delay (default=1.0e-9)" /><field68 name="Enter Fall Delay (default=1.0e-9)" /><field69 name="Enter Input Load (default=1.0e-12)" /></u27><u28 name="type">d_or<field70 name="Enter Rise Delay (default=1.0e-9)" /><field71 name="Enter Fall Delay (default=1.0e-9)" /><field72 name="Enter Input Load (default=1.0e-12)" /></u28><u9 name="type">d_inverter<field73 name="Enter Rise Delay (default=1.0e-9)" /><field74 name="Enter Fall Delay (default=1.0e-9)" /><field75 name="Enter Input Load (default=1.0e-12)" /></u9><u18 name="type">d_inverter<field76 name="Enter Rise Delay (default=1.0e-9)" /><field77 name="Enter Fall Delay (default=1.0e-9)" /><field78 name="Enter Input Load (default=1.0e-12)" /></u18><u30 name="type">d_inverter<field79 name="Enter Rise Delay (default=1.0e-9)" /><field80 name="Enter Fall Delay (default=1.0e-9)" /><field81 name="Enter Input Load (default=1.0e-12)" /></u30><u10 name="type">d_buffer<field82 name="Enter Rise Delay (default=1.0e-9)" /><field83 name="Enter Fall Delay (default=1.0e-9)" /><field84 name="Enter Input Load (default=1.0e-12)" /></u10><u19 name="type">d_buffer<field85 name="Enter Rise Delay (default=1.0e-9)" /><field86 name="Enter Fall Delay (default=1.0e-9)" /><field87 name="Enter Input Load (default=1.0e-12)" /></u19><u31 name="type">d_buffer<field88 name="Enter Rise Delay (default=1.0e-9)" /><field89 name="Enter Fall Delay (default=1.0e-9)" /><field90 name="Enter Input Load (default=1.0e-12)" /></u31></model><devicemodel /><subcircuit><x2><field>C:\Users\senba\Desktop\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x2><x4><field>C:\Users\senba\Desktop\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x4><x5><field>C:\Users\senba\Desktop\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x5><x7><field>C:\Users\senba\Desktop\FOSSEE\eSim\library\SubcircuitLibrary\4_and</field></x7><x8><field>C:\Users\senba\Desktop\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x8><x9><field>C:\Users\senba\Desktop\FOSSEE\eSim\library\SubcircuitLibrary\3_and</field></x9><x1><field>C:\Users\senba\Desktop\FOSSEE\eSim\library\SubcircuitLibrary\4_OR</field></x1><x3><field>C:\Users\senba\Desktop\FOSSEE\eSim\library\SubcircuitLibrary\4_OR</field></x3><x6><field>C:\Users\senba\Desktop\FOSSEE\eSim\library\SubcircuitLibrary\4_OR</field></x6></subcircuit></KicadtoNgspice> \ No newline at end of file
diff --git a/library/SubcircuitLibrary/74HC147N/analysis b/library/SubcircuitLibrary/74HC147N/analysis
new file mode 100644
index 00000000..a5712725
--- /dev/null
+++ b/library/SubcircuitLibrary/74HC147N/analysis
@@ -0,0 +1 @@
+.tran 0.001e-00 40e-00 0e-00 \ No newline at end of file
generated by cgit (git 2.34.1) at 2025-06-30 12:14:18 +0000