summaryrefslogtreecommitdiff
path: root/library/SubcircuitLibrary/SN74ALS280/4_OR.cir
diff options
context:
space:
mode:
authorSumanto Kar2024-11-21 21:32:11 +0530
committerSumanto Kar2024-11-21 21:32:11 +0530
commit5338d6a340e0fb746bcfa9b6184ee884c45ff44b (patch)
treec4b0621e144cb400c8f32b92c0a1b9273281954a /library/SubcircuitLibrary/SN74ALS280/4_OR.cir
parent2e48868406e15598a8986e12fc95396c6baa7d1f (diff)
downloadeSim-5338d6a340e0fb746bcfa9b6184ee884c45ff44b.tar.gz
eSim-5338d6a340e0fb746bcfa9b6184ee884c45ff44b.tar.bz2
eSim-5338d6a340e0fb746bcfa9b6184ee884c45ff44b.zip
SN74ALS280 is a parity generator/checker
Diffstat (limited to 'library/SubcircuitLibrary/SN74ALS280/4_OR.cir')
-rw-r--r--library/SubcircuitLibrary/SN74ALS280/4_OR.cir14
1 files changed, 14 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/SN74ALS280/4_OR.cir b/library/SubcircuitLibrary/SN74ALS280/4_OR.cir
new file mode 100644
index 00000000..b338b7b5
--- /dev/null
+++ b/library/SubcircuitLibrary/SN74ALS280/4_OR.cir
@@ -0,0 +1,14 @@
+* C:\Users\malli\eSim\src\SubcircuitLibrary\4_OR\4_OR.cir
+
+* EESchema Netlist Version 1.1 (Spice format) creation date: 03/28/19 22:47:12
+
+* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
+* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
+
+* Sheet Name: /
+U2 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U2-Pad3_ d_or
+U3 Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U3-Pad3_ d_or
+U4 Net-_U2-Pad3_ Net-_U3-Pad3_ Net-_U1-Pad5_ d_or
+U1 Net-_U1-Pad1_ Net-_U1-Pad2_ Net-_U1-Pad3_ Net-_U1-Pad4_ Net-_U1-Pad5_ PORT
+
+.end