summaryrefslogtreecommitdiff
path: root/library/SubcircuitLibrary/CD4532B/3_and.sub
diff options
context:
space:
mode:
authorRachith-H2025-02-22 19:59:09 +0530
committerRachith-H2025-02-22 19:59:09 +0530
commit513741280468dff85f04eae21b89aa0a9f5da7d5 (patch)
tree91d5626fc6f875890643dd0204aef84248d0fe25 /library/SubcircuitLibrary/CD4532B/3_and.sub
parent1ad2e9d32d9b811d38e3f6ab63fb76d97030c293 (diff)
downloadeSim-513741280468dff85f04eae21b89aa0a9f5da7d5.tar.gz
eSim-513741280468dff85f04eae21b89aa0a9f5da7d5.tar.bz2
eSim-513741280468dff85f04eae21b89aa0a9f5da7d5.zip
CD4532B is a 8 bit priority encoder
Diffstat (limited to 'library/SubcircuitLibrary/CD4532B/3_and.sub')
-rw-r--r--library/SubcircuitLibrary/CD4532B/3_and.sub14
1 files changed, 14 insertions, 0 deletions
diff --git a/library/SubcircuitLibrary/CD4532B/3_and.sub b/library/SubcircuitLibrary/CD4532B/3_and.sub
new file mode 100644
index 00000000..3d9120bb
--- /dev/null
+++ b/library/SubcircuitLibrary/CD4532B/3_and.sub
@@ -0,0 +1,14 @@
+* Subcircuit 3_and
+.subckt 3_and net-_u1-pad1_ net-_u1-pad2_ net-_u1-pad3_ net-_u1-pad4_
+* c:\users\malli\esim\src\subcircuitlibrary\3_and\3_and.cir
+* u2 net-_u1-pad1_ net-_u1-pad2_ net-_u2-pad3_ d_and
+* u3 net-_u2-pad3_ net-_u1-pad3_ net-_u1-pad4_ d_and
+a1 [net-_u1-pad1_ net-_u1-pad2_ ] net-_u2-pad3_ u2
+a2 [net-_u2-pad3_ net-_u1-pad3_ ] net-_u1-pad4_ u3
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u2 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
+* Schematic Name: d_and, NgSpice Name: d_and
+.model u3 d_and(fall_delay=1.0e-9 input_load=1.0e-12 rise_delay=1.0e-9 )
+* Control Statements
+
+.ends 3_and \ No newline at end of file