blob: 9dfd74e0404fc1d74b515a9ed81cdac4956592ac (
plain)
1
2
3
4
5
6
7
8
|
//example 3.7//
//4 input nand gate using and and not//
clc
//refreshes all variables//
clear
//clears the screen//
disp('in the figure output of first gate is given to input of second gate on both input. output of second gate is input to the third gate. and the output is (ABC)''')
//result//
|