911/CH3/EX3.4.a/ex_3_4_a.sce


1
2
3
4
5
6

//example 3.4//
clc
//clears the screen//
clear
//clears all existing variables//
disp('In case of OR gate. Y=A + A'', this will always result in output as 1.')