1 files changed, 47 insertions, 0 deletions
diff --git a/506/CH16/EX16.4.c/Example16_4c.sce b/506/CH16/EX16.4.c/Example16_4c.sce
new file mode 100755
index 000000000..1382ac6fb
--- /dev/null
+++ b/506/CH16/EX16.4.c/Example16_4c.sce
@@ -0,0 +1,47 @@
+clear;
+clc;
+
+//Verify that conducting transistor is in active region
+//Given Data
+Vbb = 1.15;//in V
+Vee=5.20;//in V
+Vbe5=0.7;//in V
+R=1.18;//in K
+r=300;//in ohm
+Vbecutin=0.5;//in V
+
+//If all inputs are low then we assume that Q1,Q2 and Q3 are cutoff and Q4 is conducting
+Ve=-Vbb-Vbe5;//Voltage at Common Emitter in V
+//Current I in 1.18K Resistor
+I = (Ve+Vee)/R;//in mA
+I1=I;
+//Output Voltage at Y
+vy = -(r*I/1000)-Vbe5;//I is in mA so 1000 is multiplied
+Vbe = vy-Ve;
+if(Vbe<Vbecutin)
+    v=0.7;//voltage across Q5 in V
+    rQ5 = 1.5;//in K
+    i = (Vee-v)/rQ5;
+    v = 0.75;//from the graph in V
+    Ve = -v-Vbe5;
+    Vbe4=-Vbb-Ve;
+end
+vo = -vy-v;
+
+Vb4 = Vbb;
+Vc4 = -(I*r)/1000;//in V
+Vcb4 = Vc4+Vb4;
+disp('V',Vcb4,'Vcb4 = ');
+if(Vcb4>0)
+    disp('For on npn transistor this represents a reverse bias and Q4 must be in active region');
+end
+Vb1 = v;
+Vc1 = vy+Vbe5;
+Vcb1 = Vc1 + Vb1;
+disp('V',Vc1,'Vc1=');
+disp('V',Vcb1,'Vcb1=');
+if(Vcb1<0)
+    disp('For an npn transistor this represents a forward bias.... therefore Q1 is in saturation region');
+    end
+
+//end
+\ No newline at end of file