1 files changed, 20 insertions, 0 deletions
diff --git a/196/CH4/EX4.4/example_4_4.sce b/196/CH4/EX4.4/example_4_4.sce
new file mode 100755
index 000000000..ef851c973
--- /dev/null
+++ b/196/CH4/EX4.4/example_4_4.sce
@@ -0,0 +1,20 @@
+//Chapter 4
+//Example 4-4
+//DesignUsingVutAndVlt 
+//Page 96
+clear;clc;
+//Given
+Vut = 12 ; Vlt = 8 ; //Upper and Lower Threshold Voltages 
+Vsatp = 15 ; Vsatm = -15 ;// Saturation Voltages
+R = 10*10^3 ;//Choosing R
+//Design
+Vh = Vut - Vlt ; // Hysteresis Voltage 
+Vctr = (Vut + Vlt)/2;//Center Voltage
+n = (Vsatp - Vsatm)/Vh ; // Resistor Factor
+Vref = Vctr / (1 + (1/n)); //Reference Voltage
+Resistance = n * R;
+printf ( "\n\n Hysteresis Voltage = %.4f V \n\n",Vh )
+printf ( "\n\n Center Voltage = %.4f V \n\n", Vctr )
+printf ( "\n\n Resistor Factor = %.4f \n\n" , n )
+printf ( "\n\n Reference Voltage = %.4f \n\n", Vref)
+printf ( "\n\n Feedback resistor = %.4f \n\n", Resistance)
+\ No newline at end of file