summaryrefslogtreecommitdiff
path: root/181/CH6/EX6.9/example6_9.sce
diff options
context:
space:
mode:
Diffstat (limited to '181/CH6/EX6.9/example6_9.sce')
-rwxr-xr-x181/CH6/EX6.9/example6_9.sce27
1 files changed, 27 insertions, 0 deletions
diff --git a/181/CH6/EX6.9/example6_9.sce b/181/CH6/EX6.9/example6_9.sce
new file mode 100755
index 000000000..273bac7df
--- /dev/null
+++ b/181/CH6/EX6.9/example6_9.sce
@@ -0,0 +1,27 @@
+// Find Id,Vgs,Vds,region of operation
+// Basic Electronics
+// By Debashis De
+// First Edition, 2010
+// Dorling Kindersley Pvt. Ltd. India
+// Example 6-9 in page 277
+
+clear; clc; close;
+
+// Given data
+Idss=4*10^-3; // Drain current in mA
+Vp=-2; // Peak voltage in V
+Vdd=10; // Supply voltage in V
+Vgs=0; // Gate source voltage in V
+
+// Calculation
+Id=Idss*(1-(Vgs/Vp));
+printf("(a)Id = %0.0e A\n",Id);
+printf("(b)Since Id=Idss, Vgs=0 V\n");
+Vds=10-Vgs;
+printf("(c)Vds = %0.0f V\n",Vds);
+printf("Since Vds=10V>Vgs-Vp=2V,Active region operation of upper JFET is confirmed");
+
+// Result
+// (a) Id = 4 mA,
+// (b) Vgs = 0 V,
+// (c) Vds = 10 V \ No newline at end of file