summaryrefslogtreecommitdiff
path: root/3035/CH6
diff options
context:
space:
mode:
authorpriyanka2015-06-24 15:03:17 +0530
committerpriyanka2015-06-24 15:03:17 +0530
commitb1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (patch)
treeab291cffc65280e58ac82470ba63fbcca7805165 /3035/CH6
downloadScilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.gz
Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.bz2
Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.zip
initial commit / add all books
Diffstat (limited to '3035/CH6')
-rwxr-xr-x3035/CH6/EX6.1/Ex6_1.sce14
-rwxr-xr-x3035/CH6/EX6.2/Ex6_2.sce17
-rwxr-xr-x3035/CH6/EX6.3/Ex6_3.sce29
-rwxr-xr-x3035/CH6/EX6.4/Ex6_4.sce20
4 files changed, 80 insertions, 0 deletions
diff --git a/3035/CH6/EX6.1/Ex6_1.sce b/3035/CH6/EX6.1/Ex6_1.sce
new file mode 100755
index 000000000..a3c748f3c
--- /dev/null
+++ b/3035/CH6/EX6.1/Ex6_1.sce
@@ -0,0 +1,14 @@
+// Variable Declaration
+C_m = 0.28 //Capacitance b/w ant 2 cores(micro-F/km)
+f = 50.0 //Frequency(Hz)
+V_L = 11.0 //Line voltage(kV)
+
+// Calculation Section
+C = 2*C_m //Capacitance b/w any conductor & shield(micro-F/km)
+w = 2*%pi*f //Angular frequency
+I_c = V_L*10**3*w*C*10**-6/3**0.5 //Charging current/phase/km(A)
+Total = 3**0.5*I_c*V_L //Total charging kVAR/km
+
+// Result Section
+printf('Charging current/phase/km , I_c = %.3f A' ,I_c)
+printf('Total charging kVAR/km = %.2f ' ,Total)
diff --git a/3035/CH6/EX6.2/Ex6_2.sce b/3035/CH6/EX6.2/Ex6_2.sce
new file mode 100755
index 000000000..ec90610d3
--- /dev/null
+++ b/3035/CH6/EX6.2/Ex6_2.sce
@@ -0,0 +1,17 @@
+// Variable Declaration
+E_c = 100.0 //Safe working stress(kV/cm) rms
+V = 130.0 //Operating voltage(kV) rms
+d = 1.5 //Diameter of conductor(cm)
+
+// Calculation Section
+ln_D = 2*V/(E_c*d)+log(d)
+D = exp(ln_D)
+thick_1 = (D-d)/2 //Insulation thickness(cm)
+
+d_2 = 2*V/E_c
+D_2 = 2.718*d_2 //Sheath diameter(cm)
+thick_2 = (D_2-d_2)/2 //Insulation thickness(cm)
+
+// Result Section
+printf('(i) Internal sheath radius = %.2f cm' ,thick_1)
+printf('(ii) Internal sheath radius = %.2f cm' ,thick_2)
diff --git a/3035/CH6/EX6.3/Ex6_3.sce b/3035/CH6/EX6.3/Ex6_3.sce
new file mode 100755
index 000000000..3d6cee144
--- /dev/null
+++ b/3035/CH6/EX6.3/Ex6_3.sce
@@ -0,0 +1,29 @@
+// Variable Declaration
+d = 3.0 //Diameter of conductor(cm)
+D = 8.5 //Sheath diameter(cm)
+e_r1 = 5.0 //Permittivity of inner dielectric
+e_r2 = 3.0 //Permittivity of outer dielectric
+E_c = 30.0 //Safe working stress(kV/cm) rms
+
+// Calculation Section
+E_i = E_c
+D_1 = e_r1/e_r2*d
+thick_1 = (D_1-d)/2 //Thickness of first layer(cm)
+thick_2 = (D-D_1)/2 //Thickness of second layer(cm)
+
+V_1 = E_c*d*log(D_1/d)/2 //Voltage across first layer(kV)
+V_2 = E_i*D_1*log(D/D_1)/2 //Voltage across second layer(kV)
+V = V_1 + V_2 //Permissible conductor voltage(kV)
+
+V_3 = E_c*d*log(D/d)/2 //Permissible conductor voltage(kV) for homogeneous permittivity of 5
+
+
+// Result Section
+printf('Case(i) :')
+printf('Thickness of first layer = %.2f cm' ,thick_1)
+printf('Thickness of second layer = %.2f cm' ,thick_2)
+printf('\nCase(ii) :')
+printf('Permissible conductor voltage = %.2f kV' ,V)
+printf('\nCase(iii) :')
+printf('Permissible conductor voltage if a homogeneous insulation of permittivity 5 is used , V = %.2f kV' ,V_3)
+printf('\nNOTE : ERROR : Relative permittivity of outer dielectric is 3 & not 9 as given in textbook')
diff --git a/3035/CH6/EX6.4/Ex6_4.sce b/3035/CH6/EX6.4/Ex6_4.sce
new file mode 100755
index 000000000..58290a367
--- /dev/null
+++ b/3035/CH6/EX6.4/Ex6_4.sce
@@ -0,0 +1,20 @@
+// Variable Declaration
+E = 40.0 //Safe working stress(kV/cm) rms
+d = 1.5 //Conductor diameter(cm)
+D = 6.7 //Sheath diameter(cm)
+t = 0.1 //Thickness of lead tube(cm)
+
+
+// Calculation Section
+r = d/2 //Conductor radius(cm)
+R = D/2 //Sheath radius(cm)
+r_i = r+((R-r)/2)-t/2 //Internal radius of intersheath(cm)
+r_e = r_i + t //External radius of intersheath(cm)
+V_1 = E*r*log(r_i/r) //Voltage across conductor & intersheath(kV)
+V_2 = E*r_e*log(R/r_e) //Voltage across intersheath & earthed sheath(kV)
+V = V_1 + V_2 //Safe working voltage with intersheath(kV)
+V_no = E*r*log(R/r) //Safe working voltage without intersheath(kV)
+
+// Result Section
+printf('Safe working voltage with intersheath , V = %.2f kV' ,V)
+printf('Safe working voltage without intersheath , V = %.2f kV' ,V_no)