summaryrefslogtreecommitdiff
path: root/2459/CH12/EX12.19/EX12_19.sce
diff options
context:
space:
mode:
authorprashantsinalkar2017-10-10 12:27:19 +0530
committerprashantsinalkar2017-10-10 12:27:19 +0530
commit7f60ea012dd2524dae921a2a35adbf7ef21f2bb6 (patch)
treedbb9e3ddb5fc829e7c5c7e6be99b2c4ba356132c /2459/CH12/EX12.19/EX12_19.sce
parentb1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (diff)
downloadScilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.gz
Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.tar.bz2
Scilab-TBC-Uploads-7f60ea012dd2524dae921a2a35adbf7ef21f2bb6.zip
initial commit / add all books
Diffstat (limited to '2459/CH12/EX12.19/EX12_19.sce')
-rw-r--r--2459/CH12/EX12.19/EX12_19.sce8
1 files changed, 8 insertions, 0 deletions
diff --git a/2459/CH12/EX12.19/EX12_19.sce b/2459/CH12/EX12.19/EX12_19.sce
new file mode 100644
index 000000000..e93146d97
--- /dev/null
+++ b/2459/CH12/EX12.19/EX12_19.sce
@@ -0,0 +1,8 @@
+//chapter12
+//example12.19
+//page255
+
+printf(" i) if R2 is shorted, base will be grounded. It will be \n left without forward bias and transistor \n will be cutoff so output is zero.\n \n")
+printf(" ii) if R2 is open,forward bias will be very high. The \n collector current will be very high and collector \n emitter voltage will be very low. \n \n")
+printf(" iii) if R1 is shorted, transistor will be in saturation \n due to excessive forward bias. The base will be at \n Vcc and emitter will be slightly below Vcc.\n \n")
+printf(" iv) if R1 is open, transistor will be without forward bias.\n Hence transistor will be cutoff i.e. output will be zero. \n")