summaryrefslogtreecommitdiff
path: root/1964/CH12/EX12.18
diff options
context:
space:
mode:
authorpriyanka2015-06-24 15:03:17 +0530
committerpriyanka2015-06-24 15:03:17 +0530
commitb1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (patch)
treeab291cffc65280e58ac82470ba63fbcca7805165 /1964/CH12/EX12.18
downloadScilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.gz
Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.bz2
Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.zip
initial commit / add all books
Diffstat (limited to '1964/CH12/EX12.18')
-rwxr-xr-x1964/CH12/EX12.18/ex12_18.sce9
1 files changed, 9 insertions, 0 deletions
diff --git a/1964/CH12/EX12.18/ex12_18.sce b/1964/CH12/EX12.18/ex12_18.sce
new file mode 100755
index 000000000..8390c05ff
--- /dev/null
+++ b/1964/CH12/EX12.18/ex12_18.sce
@@ -0,0 +1,9 @@
+//Chapter-12, Example 12.18, Page 365
+//=============================================================================
+clc
+clear
+//During the positive half of the input signal,the diode conducts and acts like a short circuit.Now,the output voltage,V0=0V.The capacitor is charged to 12V with polarities and it behaves like a battery.
+//during the negative half of the input signal,the diode does not conduct and acts like an open circuit.Hence the output voltage ,V0=-24V.This gives negatively clamped voltage.
+mprintf("V0=0V\n")
+mprintf("output voltage V0=-24V")
+//=================================END OF PROGRAM=======================================================================================================