summaryrefslogtreecommitdiff
path: root/181/CH6/EX6.17/example6_17.sce
diff options
context:
space:
mode:
authorpriyanka2015-06-24 15:03:17 +0530
committerpriyanka2015-06-24 15:03:17 +0530
commitb1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (patch)
treeab291cffc65280e58ac82470ba63fbcca7805165 /181/CH6/EX6.17/example6_17.sce
downloadScilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.gz
Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.bz2
Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.zip
initial commit / add all books
Diffstat (limited to '181/CH6/EX6.17/example6_17.sce')
-rwxr-xr-x181/CH6/EX6.17/example6_17.sce25
1 files changed, 25 insertions, 0 deletions
diff --git a/181/CH6/EX6.17/example6_17.sce b/181/CH6/EX6.17/example6_17.sce
new file mode 100755
index 000000000..b64548359
--- /dev/null
+++ b/181/CH6/EX6.17/example6_17.sce
@@ -0,0 +1,25 @@
+// Determine Rd
+// Basic Electronics
+// By Debashis De
+// First Edition, 2010
+// Dorling Kindersley Pvt. Ltd. India
+// Example 6-17 in page 289
+
+clear; clc; close;
+
+// Given data
+K=0.25*10^-3; // Constant in mA/V^2;
+Vt=2; // Given voltage in V
+Rd=1*10^3; // Drain resistance in ohms
+Vdd=16; // Drain voltage in V
+Vgg=4; // Gate voltage in V
+
+// Calculation
+id=K*(4-Vt)^2;
+Vd=(-1*10^3*id)+16;
+printf("(a)Id = %0.0e A,\n(b)Vd = %0.0f V\n",id,Vd);
+printf("Since Vds=15>Vgs-Vt=2,active region operation is confirmed");
+
+// Result
+// (a) Id = 1 mA
+// (b) Vds = 15 V \ No newline at end of file