diff options
| author | priyanka | 2015-06-24 15:03:17 +0530 |
|---|---|---|
| committer | priyanka | 2015-06-24 15:03:17 +0530 |
| commit | b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b (patch) | |
| tree | ab291cffc65280e58ac82470ba63fbcca7805165 /1133/CH8/EX8.14/Example8_14.sce | |
| download | Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.gz Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.tar.bz2 Scilab-TBC-Uploads-b1f5c3f8d6671b4331cef1dcebdf63b7a43a3a2b.zip | |
initial commit / add all books
Diffstat (limited to '1133/CH8/EX8.14/Example8_14.sce')
| -rwxr-xr-x | 1133/CH8/EX8.14/Example8_14.sce | 3 |
1 files changed, 3 insertions, 0 deletions
diff --git a/1133/CH8/EX8.14/Example8_14.sce b/1133/CH8/EX8.14/Example8_14.sce new file mode 100755 index 000000000..69f706af8 --- /dev/null +++ b/1133/CH8/EX8.14/Example8_14.sce @@ -0,0 +1,3 @@ +//Example 8.14
+clc
+disp("IC 74191 is a 4-bit counter. Thus it is MOD-16 counter. However, we require MOD-11 counter. The difference between 16 and 11 is 5. Hence 5 steps must be skipped from the full modulus sequence. This can be achieved by presetting counter to value 5. Each time when counter recycles it starts counting from 5 upto 16 on each full cycle. Therefore, each full cycle of the counter consists of 11 states.")
|