index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
analysisInserter
Mode
Name
Size
-rw-r--r--
convertgui.py
15756
log
plain
