analysis « example_8.4 « chapter_8 « sedra_smith « Examples « OSCAD - FreeEDA/.git - Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)

summary refs log tree commit diff

path: root/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/analysis

blob: 722124cc47df43b505d72c847af3b2140635805d (plain)

1	`.dc v1 0e-00 15e-00 1e-00`