analysis « example_5.6 « chapter_5 « sedra_smith « Examples « OSCAD - FreeEDA/.git - Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)

summary refs log tree commit diff

path: root/OSCAD/Examples/sedra_smith/chapter_5/example_5.6/analysis

blob: c9183fad12bec795dbff3090c6bb51b19e833bf7 (plain)

1	`.tran 10e-03 20e-03 0e-00`