index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
sedra_smith
/
chapter_5
/
example_5.1
/
analysis
blob: 1665db70e29a141467def61ce17c3f77c83e4219 (
plain
)
1
.dc v1 0e-00 100e-03 100e-06
