analysis « example_3.3 « chapter_3 « sedra_smith « Examples « OSCAD - FreeEDA/.git - Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)

summary refs log tree commit diff

path: root/OSCAD/Examples/sedra_smith/chapter_3/example_3.3/analysis

blob: 10c280a8c3b3595d0bb588b9d0ac97acefca88fa (plain)

1	`.dc v1 0e-00 5e-00 5e-00`