analysis « example_3.16 « chapter_3 « sedra_smith « Examples « OSCAD - FreeEDA/.git - Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)

summary refs log tree commit diff

path: root/OSCAD/Examples/sedra_smith/chapter_3/example_3.16/analysis

blob: 05351e036b93189b9f24396bdb988267f02002c5 (plain)

1	`.tran 1e-00 10e-00 0e-00`