index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
sedra_smith
/
chapter_2
/
example_2.4
/
analysis
blob: f481193ea0e5dad1dd9f0a3de2ccea4747030dda (
plain
)
1
.dc v1 0e-00 5e-00 50e-03
