index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
sedra_smith
/
chapter_2
/
example_2.2
/
analysis
blob: 403e10cac16f1edbb02fed278af6eea710ec3295 (
plain
)
1
.dc v2 0e-00 10e-00 1e-00
