analysis « example_2.1 « chapter_2 « sedra_smith « Examples « OSCAD - FreeEDA/.git - Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)

summary refs log tree commit diff

path: root/OSCAD/Examples/sedra_smith/chapter_2/example_2.1/analysis

blob: 09ae2231eb335f3bf81b98dc531dbe25eb1f4269 (plain)

1	`.tran 10e-03 1e-01 0e-00`