index
:
FreeEDA/.git
master
Tool for circuit design, simulation, analysis and PCB design (previously known as Oscad)
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
OSCAD
/
Examples
/
BasicGates
/
BasicGates.proj
blob: f8a0441b53a9a2a6371e88cf87db758c6d9fee3c (
plain
)
1
schematicFile BasicGates.sch
