Subject: Changing all content and name of directory and file to FreeEDA

Description: The content of file,name of directory and file has been changed in the below format. 1. Oscad to FreeEDA 2. OSCAD to FreeEDA 3. oscad to freeeda
author: Fahim 2014-09-09 16:11:17 +0530
committer: Fahim 2014-09-09 16:11:17 +0530
commit: c632c1009c9e095135220c809d7c799841f160b3 (patch)
tree: 3be2def8313164c3bf32799714ba53a4a1326ed6 /OSCAD/Examples/sedra_smith/chapter_8
parent: e338c2a59389c22b8cca9a78d75e626ae779c405 (diff)
download: FreeEDA-c632c1009c9e095135220c809d7c799841f160b3.tar.gz
FreeEDA-c632c1009c9e095135220c809d7c799841f160b3.tar.bz2
FreeEDA-c632c1009c9e095135220c809d7c799841f160b3.zip
18 files changed, 0 insertions, 1707 deletions
diff --git a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/analysis b/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/analysis
deleted file mode 100644
index 0e8f996..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/analysis
+++ /dev/null
@@ -1 +0,0 @@
-.tran  2e-03 20e-03 0e-00
diff --git a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1-cache.bak b/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1-cache.bak
deleted file mode 100644
index 6eed972..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1-cache.bak
+++ /dev/null
@@ -1,139 +0,0 @@
-EESchema-LIBRARY Version 2.3  Date: Thursday 25 April 2013 11:20:04 AM IST
-#encoding utf-8
-#
-# dc
-#
-DEF dc v 0 40 Y Y 1 F N
-F0 "v" -200 100 60 H V C CNN
-F1 "dc" -200 -50 60 H V C CNN
-F2 "R1" -300 0 60 H V C CNN
-$FPLIST
- 1_pin
-$ENDFPLIST
-DRAW
-C 0 0 150 0 1 0 N
-X + 1 0 450 300 D 50 50 1 1 P
-X - 2 0 -450 300 U 50 50 1 1 P
-ENDDRAW
-ENDDEF
-#
-# GND
-#
-DEF ~GND #PWR 0 0 Y Y 1 F P
-F0 "#PWR" 0 0 30 H I C CNN
-F1 "GND" 0 -70 30 H I C CNN
-DRAW
-P 4 0 1 0  -50 0  0 -50  50 0  -50 0 N
-X GND 1 0 0 0 U 30 30 1 1 W N
-ENDDRAW
-ENDDEF
-#
-# Idc
-#
-DEF Idc v 0 40 Y Y 1 F N
-F0 "v" -200 100 60 H V C CNN
-F1 "Idc" -200 -50 60 H V C CNN
-F2 "R1" -300 0 60 H V C CNN
-$FPLIST
- 1_pin
-$ENDFPLIST
-DRAW
-C 0 0 150 0 1 0 N
-X + 1 0 450 300 D 50 50 1 1 P
-X - 2 0 -450 300 U 50 50 1 1 P
-ENDDRAW
-ENDDEF
-#
-# NPN
-#
-DEF NPN Q 0 0 Y Y 1 F N
-F0 "Q" 0 -150 50 H V R CNN
-F1 "NPN" 0 150 50 H V R CNN
-DRAW
-C 50 0 111 0 1 10 N
-P 2 0 1 0  0 0  100 100 N
-P 3 0 1 10  0 75  0 -75  0 -75 N
-P 3 0 1 0  50 -50  0 0  0 0 N
-P 3 0 1 0  90 -90  100 -100  100 -100 N
-P 5 0 1 0  90 -90  70 -30  30 -70  90 -90  90 -90 F
-X E 1 100 -200 100 U 40 40 1 1 P
-X B 2 -200 0 200 R 40 40 1 1 I
-X C 3 100 200 100 D 40 40 1 1 P
-ENDDRAW
-ENDDEF
-#
-# PWR_FLAG
-#
-DEF PWR_FLAG #FLG 0 0 N N 1 F P
-F0 "#FLG" 0 270 30 H I C CNN
-F1 "PWR_FLAG" 0 230 30 H V C CNN
-DRAW
-X pwr 1 0 0 0 U 20 20 0 0 w
-P 3 0 1 0  0 0  0 100  0 100 N
-P 5 0 1 0  0 100  -100 150  0 200  100 150  0 100 N
-ENDDRAW
-ENDDEF
-#
-# R
-#
-DEF R R 0 0 N Y 1 F N
-F0 "R" 80 0 50 V V C CNN
-F1 "R" 0 0 50 V V C CNN
-$FPLIST
- R?
- SM0603
- SM0805
- R?-*
-$ENDFPLIST
-DRAW
-S -40 150 40 -150 0 1 12 N
-X ~ 1 0 250 100 D 60 60 1 1 P
-X ~ 2 0 -250 100 U 60 60 1 1 P
-ENDDRAW
-ENDDEF
-#
-# sine
-#
-DEF sine v 0 40 Y Y 1 F N
-F0 "v" -200 100 60 H V C CNN
-F1 "sine" -200 -50 60 H V C CNN
-F2 "R1" -300 0 60 H V C CNN
-$FPLIST
- 1_pin
-$ENDFPLIST
-DRAW
-A -50 0 50 1 1799 0 1 0 N 0 0 -100 0
-A 50 0 50 -1799 -1 0 1 0 N 0 0 100 0
-C 0 0 150 0 1 0 N
-X + 1 0 450 300 D 50 0 1 1 I
-X - 2 0 -450 300 U 50 0 1 1 I
-ENDDRAW
-ENDDEF
-#
-# vplot8
-#
-DEF vplot8 U 0 40 Y Y 8 F N
-F0 "U" -150 100 50 H V C CNN
-F1 "vplot8" 150 100 50 H V C CNN
-DRAW
-C 0 0 100 0 0 0 N
-X + 1 -300 0 200 R 40 40 1 1 O
-X - 9 300 0 200 L 40 40 1 1 O
-X + 2 -300 0 200 R 40 40 2 1 O
-X - 10 300 0 200 L 40 40 2 1 O
-X + 3 -300 0 200 R 40 40 3 1 O
-X - 11 300 0 200 L 40 40 3 1 O
-X + 4 -300 0 200 R 40 40 4 1 O
-X - 12 300 0 200 L 40 40 4 1 O
-X + 5 -300 0 200 R 40 40 5 1 O
-X - 13 300 0 200 L 40 40 5 1 O
-X + 6 -300 0 200 R 40 40 6 1 O
-X - 14 300 0 200 L 40 40 6 1 O
-X + 7 -300 0 200 R 40 40 7 1 O
-X - 15 300 0 200 L 40 40 7 1 O
-X + 8 -300 0 200 R 40 40 8 1 O
-X - 16 300 0 200 L 40 40 8 1 O
-ENDDRAW
-ENDDEF
-#
-#End Library
diff --git a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1-cache.lib b/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1-cache.lib
deleted file mode 100644
index 008a8d7..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1-cache.lib
+++ /dev/null
@@ -1,139 +0,0 @@
-EESchema-LIBRARY Version 2.3  Date: Friday 26 April 2013 04:42:05 PM IST
-#encoding utf-8
-#
-# dc
-#
-DEF dc v 0 40 Y Y 1 F N
-F0 "v" -200 100 60 H V C CNN
-F1 "dc" -200 -50 60 H V C CNN
-F2 "R1" -300 0 60 H V C CNN
-$FPLIST
- 1_pin
-$ENDFPLIST
-DRAW
-C 0 0 150 0 1 0 N
-X + 1 0 450 300 D 50 50 1 1 P
-X - 2 0 -450 300 U 50 50 1 1 P
-ENDDRAW
-ENDDEF
-#
-# GND
-#
-DEF ~GND #PWR 0 0 Y Y 1 F P
-F0 "#PWR" 0 0 30 H I C CNN
-F1 "GND" 0 -70 30 H I C CNN
-DRAW
-P 4 0 1 0  -50 0  0 -50  50 0  -50 0 N
-X GND 1 0 0 0 U 30 30 1 1 W N
-ENDDRAW
-ENDDEF
-#
-# Idc
-#
-DEF Idc i 0 40 Y Y 1 F N
-F0 "i" -200 100 60 H V C CNN
-F1 "Idc" -200 -50 60 H V C CNN
-F2 "R1" -300 0 60 H V C CNN
-$FPLIST
- 1_pin
-$ENDFPLIST
-DRAW
-C 0 0 150 0 1 0 N
-X + 1 0 450 300 D 50 50 1 1 P
-X - 2 0 -450 300 U 50 50 1 1 P
-ENDDRAW
-ENDDEF
-#
-# NPN
-#
-DEF NPN Q 0 0 Y Y 1 F N
-F0 "Q" 0 -150 50 H V R CNN
-F1 "NPN" 0 150 50 H V R CNN
-DRAW
-C 50 0 111 0 1 10 N
-P 2 0 1 0  0 0  100 100 N
-P 3 0 1 10  0 75  0 -75  0 -75 N
-P 3 0 1 0  50 -50  0 0  0 0 N
-P 3 0 1 0  90 -90  100 -100  100 -100 N
-P 5 0 1 0  90 -90  70 -30  30 -70  90 -90  90 -90 F
-X E 1 100 -200 100 U 40 40 1 1 P
-X B 2 -200 0 200 R 40 40 1 1 I
-X C 3 100 200 100 D 40 40 1 1 P
-ENDDRAW
-ENDDEF
-#
-# PWR_FLAG
-#
-DEF PWR_FLAG #FLG 0 0 N N 1 F P
-F0 "#FLG" 0 270 30 H I C CNN
-F1 "PWR_FLAG" 0 230 30 H V C CNN
-DRAW
-X pwr 1 0 0 0 U 20 20 0 0 w
-P 3 0 1 0  0 0  0 100  0 100 N
-P 5 0 1 0  0 100  -100 150  0 200  100 150  0 100 N
-ENDDRAW
-ENDDEF
-#
-# R
-#
-DEF R R 0 0 N Y 1 F N
-F0 "R" 80 0 50 V V C CNN
-F1 "R" 0 0 50 V V C CNN
-$FPLIST
- R?
- SM0603
- SM0805
- R?-*
-$ENDFPLIST
-DRAW
-S -40 150 40 -150 0 1 12 N
-X ~ 1 0 250 100 D 60 60 1 1 P
-X ~ 2 0 -250 100 U 60 60 1 1 P
-ENDDRAW
-ENDDEF
-#
-# sine
-#
-DEF sine v 0 40 Y Y 1 F N
-F0 "v" -200 100 60 H V C CNN
-F1 "sine" -200 -50 60 H V C CNN
-F2 "R1" -300 0 60 H V C CNN
-$FPLIST
- 1_pin
-$ENDFPLIST
-DRAW
-A -50 0 50 1 1799 0 1 0 N 0 0 -100 0
-A 50 0 50 -1799 -1 0 1 0 N 0 0 100 0
-C 0 0 150 0 1 0 N
-X + 1 0 450 300 D 50 0 1 1 I
-X - 2 0 -450 300 U 50 0 1 1 I
-ENDDRAW
-ENDDEF
-#
-# vplot8
-#
-DEF vplot8 U 0 40 Y Y 8 F N
-F0 "U" -150 100 50 H V C CNN
-F1 "vplot8" 150 100 50 H V C CNN
-DRAW
-C 0 0 100 0 0 0 N
-X + 1 -300 0 200 R 40 40 1 1 O
-X - 9 300 0 200 L 40 40 1 1 O
-X + 2 -300 0 200 R 40 40 2 1 O
-X - 10 300 0 200 L 40 40 2 1 O
-X + 3 -300 0 200 R 40 40 3 1 O
-X - 11 300 0 200 L 40 40 3 1 O
-X + 4 -300 0 200 R 40 40 4 1 O
-X - 12 300 0 200 L 40 40 4 1 O
-X + 5 -300 0 200 R 40 40 5 1 O
-X - 13 300 0 200 L 40 40 5 1 O
-X + 6 -300 0 200 R 40 40 6 1 O
-X - 14 300 0 200 L 40 40 6 1 O
-X + 7 -300 0 200 R 40 40 7 1 O
-X - 15 300 0 200 L 40 40 7 1 O
-X + 8 -300 0 200 R 40 40 8 1 O
-X - 16 300 0 200 L 40 40 8 1 O
-ENDDRAW
-ENDDEF
-#
-#End Library
diff --git a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.bak b/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.bak
deleted file mode 100644
index a480fc4..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.bak
+++ /dev/null
@@ -1,245 +0,0 @@
-EESchema Schematic File Version 2  date Thursday 25 April 2013 11:20:04 AM IST
-LIBS:power
-LIBS:device
-LIBS:transistors
-LIBS:conn
-LIBS:linear
-LIBS:regul
-LIBS:74xx
-LIBS:cmos4000
-LIBS:adc-dac
-LIBS:memory
-LIBS:xilinx
-LIBS:special
-LIBS:microcontrollers
-LIBS:dsp
-LIBS:microchip
-LIBS:analog_switches
-LIBS:motorola
-LIBS:texas
-LIBS:intel
-LIBS:audio
-LIBS:interface
-LIBS:digital-audio
-LIBS:philips
-LIBS:display
-LIBS:cypress
-LIBS:siliconi
-LIBS:opto
-LIBS:atmel
-LIBS:contrib
-LIBS:valves
-LIBS:analogSpice
-LIBS:analogXSpice
-LIBS:convergenceAidSpice
-LIBS:converterSpice
-LIBS:digitalSpice
-LIBS:digitalXSpice
-LIBS:linearSpice
-LIBS:measurementSpice
-LIBS:portSpice
-LIBS:sourcesSpice
-LIBS:example_8-cache
-EELAYER 25  0
-EELAYER END
-$Descr A4 11700 8267
-encoding utf-8
-Sheet 1 1
-Title ""
-Date "25 apr 2013"
-Rev ""
-Comp ""
-Comment1 ""
-Comment2 ""
-Comment3 ""
-Comment4 ""
-$EndDescr
-Connection ~ 4700 4600
-$Comp
-L PWR_FLAG #FLG01
-U 1 1 5178C3EF
-P 4700 4600
-F 0 "#FLG01" H 4700 4870 30  0001 C CNN
-F 1 "PWR_FLAG" H 4700 4830 30  0000 C CNN
-	1    4700 4600
-	1    0    0    -1  
-$EndComp
-$Comp
-L GND #PWR02
-U 1 1 5178C3E3
-P 4700 4700
-F 0 "#PWR02" H 4700 4700 30  0001 C CNN
-F 1 "GND" H 4700 4630 30  0001 C CNN
-	1    4700 4700
-	1    0    0    -1  
-$EndComp
-Wire Wire Line
-	4700 4500 4700 4700
-Connection ~ 5800 2350
-Wire Wire Line
-	5600 2350 5800 2350
-Wire Wire Line
-	3600 4250 3600 5000
-Wire Wire Line
-	6100 2700 6100 5000
-Wire Wire Line
-	6600 3750 6600 4750
-Wire Wire Line
-	6600 4750 5300 4750
-Wire Wire Line
-	4450 2700 4100 2700
-Wire Wire Line
-	4750 1650 5800 1650
-Wire Wire Line
-	5800 2900 5800 3200
-Wire Wire Line
-	4750 2900 4750 3200
-Wire Wire Line
-	4750 2150 4750 2500
-Wire Wire Line
-	5800 2150 5800 2500
-Wire Wire Line
-	5800 3700 4750 3700
-Wire Wire Line
-	6100 5000 4100 5000
-Wire Wire Line
-	5300 3700 5300 3850
-Connection ~ 5300 3700
-Wire Wire Line
-	5750 1650 5750 1400
-Connection ~ 5750 1650
-Wire Wire Line
-	5750 1400 6600 1400
-Wire Wire Line
-	6600 1400 6600 2850
-Wire Wire Line
-	3600 2700 3600 3350
-Wire Wire Line
-	5000 2350 4750 2350
-Connection ~ 4750 2350
-Wire Wire Line
-	5300 3800 4700 3800
-Connection ~ 5300 3800
-Wire Wire Line
-	4700 3800 4700 4000
-$Comp
-L R R7
-U 1 1 5178C3D2
-P 4700 4250
-F 0 "R7" V 4780 4250 50  0000 C CNN
-F 1 "150" V 4700 4250 50  0000 C CNN
-	1    4700 4250
-	1    0    0    -1  
-$EndComp
-$Comp
-L SINE v1
-U 1 1 5178C33C
-P 3600 3800
-F 0 "v1" H 3400 3900 60  0000 C CNN
-F 1 "SINE" H 3400 3750 60  0000 C CNN
-F 2 "R1" H 3300 3800 60  0000 C CNN
-	1    3600 3800
-	1    0    0    -1  
-$EndComp
-$Comp
-L VPLOT8 U1
-U 1 1 51779652
-P 5300 2350
-F 0 "U1" H 5150 2450 50  0000 C CNN
-F 1 "VPLOT8" H 5450 2450 50  0000 C CNN
-	1    5300 2350
-	1    0    0    -1  
-$EndComp
-$Comp
-L R R1
-U 1 1 517794FF
-P 3850 2700
-F 0 "R1" V 3930 2700 50  0000 C CNN
-F 1 "5k" V 3850 2700 50  0000 C CNN
-	1    3850 2700
-	0    1    1    0   
-$EndComp
-$Comp
-L R R6
-U 1 1 517794EA
-P 5800 3450
-F 0 "R6" V 5880 3450 50  0000 C CNN
-F 1 "150" V 5800 3450 50  0000 C CNN
-	1    5800 3450
-	1    0    0    -1  
-$EndComp
-$Comp
-L R R4
-U 1 1 517794E3
-P 4750 3450
-F 0 "R4" V 4830 3450 50  0000 C CNN
-F 1 "150" V 4750 3450 50  0000 C CNN
-	1    4750 3450
-	1    0    0    -1  
-$EndComp
-$Comp
-L R R5
-U 1 1 517794C9
-P 5800 1900
-F 0 "R5" V 5880 1900 50  0000 C CNN
-F 1 "10k" V 5800 1900 50  0000 C CNN
-	1    5800 1900
-	1    0    0    -1  
-$EndComp
-$Comp
-L R R3
-U 1 1 517794BE
-P 4750 1900
-F 0 "R3" V 4830 1900 50  0000 C CNN
-F 1 "10k" V 4750 1900 50  0000 C CNN
-	1    4750 1900
-	1    0    0    -1  
-$EndComp
-$Comp
-L NPN Q2
-U 1 1 5177949E
-P 5900 2700
-F 0 "Q2" H 5900 2550 50  0000 R CNN
-F 1 "NPN" H 5900 2850 50  0000 R CNN
-	1    5900 2700
-	-1   0    0    -1  
-$EndComp
-$Comp
-L R R2
-U 1 1 51779433
-P 3850 5000
-F 0 "R2" V 3930 5000 50  0000 C CNN
-F 1 "R" V 3850 5000 50  0000 C CNN
-	1    3850 5000
-	0    1    1    0   
-$EndComp
-$Comp
-L DC v3
-U 1 1 51779424
-P 6600 3300
-F 0 "v3" H 6400 3400 60  0000 C CNN
-F 1 "15" H 6400 3250 60  0000 C CNN
-F 2 "R1" H 6300 3300 60  0000 C CNN
-	1    6600 3300
-	1    0    0    -1  
-$EndComp
-$Comp
-L NPN Q1
-U 1 1 51779415
-P 4650 2700
-F 0 "Q1" H 4650 2550 50  0000 R CNN
-F 1 "NPN" H 4650 2850 50  0000 R CNN
-	1    4650 2700
-	1    0    0    -1  
-$EndComp
-$Comp
-L IDC v2
-U 1 1 5177940C
-P 5300 4300
-F 0 "v2" H 5100 4400 60  0000 C CNN
-F 1 "1m" H 5100 4250 60  0000 C CNN
-F 2 "R1" H 5000 4300 60  0000 C CNN
-	1    5300 4300
-	1    0    0    -1  
-$EndComp
-$EndSCHEMATC
diff --git a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.cir b/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.cir
deleted file mode 100644
index b1cc053..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.cir
+++ /dev/null
@@ -1,21 +0,0 @@
-* EESchema Netlist Version 1.1 (Spice format) creation date: Thursday 25 April 2013 11:19:59 AM IST
-
-* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
-* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
-
-*Sheet Name:/
-R7  9 0 150		
-v1  2 5 SINE		
-U1  1 11 VPLOT8		
-R1  8 2 5k		
-R6  3 9 150		
-R4  7 9 150		
-R5  12 11 10k		
-R3  12 1 10k		
-Q2  3 4 11 NPN		
-R2  4 5 R		
-v3  12 6 15		
-Q1  7 8 1 NPN		
-v2  9 6 1m		
-
-.end
diff --git a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.cir.ckt b/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.cir.ckt
deleted file mode 100644
index d42cb97..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.cir.ckt
+++ /dev/null
@@ -1,18 +0,0 @@
-* eeschema netlist version 1.1 (spice format) creation date: thursday 25 april 2013 11:19:59 am ist
-
-r7  9 0 150
-v1  2 5 sine( 5 50  )
-r1  8 2 5k
-r6  3 9 150
-r4  7 9 150
-r5  12 11 10k
-r3  12 1 10k
-q2 11 4 3 npn
-r2  4 5 r
-v3  12 6 15
-q1 1 8 7 npn
-v2  9 6 1m
-
-.tran  2e-03 20e-03 0e-00
-.plot v(1)-v(11) 
-.end
diff --git a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.cir.out b/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.cir.out
deleted file mode 100644
index 95b8ceb..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.cir.out
+++ /dev/null
@@ -1,23 +0,0 @@
-* eeschema netlist version 1.1 (spice format) creation date: thursday 25 april 2013 11:19:59 am ist
-
-r7  9 0 150
-v1  2 5 sine( 5 50  )
-r1  8 2 5k
-r6  3 9 150
-r4  7 9 150
-r5  12 11 10k
-r3  12 1 10k
-q2 11 4 3 npn
-r2  4 5 r
-v3  12 6 15
-q1 1 8 7 npn
-v2  9 6 1m
-
-.tran  2e-03 20e-03 0e-00
-
-* Control Statements 
-.control
-run
-plot v(1)-v(11) 
-.endc
-.end
diff --git a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.pro b/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.pro
deleted file mode 100644
index 71bd9f1..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.pro
+++ /dev/null
@@ -1,74 +0,0 @@
-update=Thursday 18 April 2013 03:16:09 PM IST
-last_client=eeschema
-[eeschema]
-version=1
-LibDir=
-NetFmt=1
-HPGLSpd=20
-HPGLDm=15
-HPGLNum=1
-offX_A4=0
-offY_A4=0
-offX_A3=0
-offY_A3=0
-offX_A2=0
-offY_A2=0
-offX_A1=0
-offY_A1=0
-offX_A0=0
-offY_A0=0
-offX_A=0
-offY_A=0
-offX_B=0
-offY_B=0
-offX_C=0
-offY_C=0
-offX_D=0
-offY_D=0
-offX_E=0
-offY_E=0
-RptD_X=0
-RptD_Y=100
-RptLab=1
-LabSize=60
-[eeschema/libraries]
-LibName1=power
-LibName2=device
-LibName3=transistors
-LibName4=conn
-LibName5=linear
-LibName6=regul
-LibName7=74xx
-LibName8=cmos4000
-LibName9=adc-dac
-LibName10=memory
-LibName11=xilinx
-LibName12=special
-LibName13=microcontrollers
-LibName14=dsp
-LibName15=microchip
-LibName16=analog_switches
-LibName17=motorola
-LibName18=texas
-LibName19=intel
-LibName20=audio
-LibName21=interface
-LibName22=digital-audio
-LibName23=philips
-LibName24=display
-LibName25=cypress
-LibName26=siliconi
-LibName27=opto
-LibName28=atmel
-LibName29=contrib
-LibName30=valves
-LibName31=/home/holy/OSCAD/library/analogSpice
-LibName32=/home/holy/OSCAD/library/analogXSpice
-LibName33=/home/holy/OSCAD/library/convergenceAidSpice
-LibName34=/home/holy/OSCAD/library/converterSpice
-LibName35=/home/holy/OSCAD/library/digitalSpice
-LibName36=/home/holy/OSCAD/library/digitalXSpice
-LibName37=/home/holy/OSCAD/library/linearSpice
-LibName38=/home/holy/OSCAD/library/measurementSpice
-LibName39=/home/holy/OSCAD/library/portSpice
-LibName40=/home/holy/OSCAD/library/sourcesSpice
diff --git a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.proj b/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.proj
deleted file mode 100644
index fe0de23..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.proj
+++ /dev/null
@@ -1 +0,0 @@
-schematicFile example_8.sch
diff --git a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.sch b/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.sch
deleted file mode 100644
index 06b9dfa..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_8/example_8.1/example_8.1.sch
+++ /dev/null
@@ -1,245 +0,0 @@
-EESchema Schematic File Version 2  date Friday 26 April 2013 04:42:05 PM IST
-LIBS:power
-LIBS:device
-LIBS:transistors
-LIBS:conn
-LIBS:linear
-LIBS:regul
-LIBS:74xx
-LIBS:cmos4000
-LIBS:adc-dac
-LIBS:memory
-LIBS:xilinx
-LIBS:special
-LIBS:microcontrollers
-LIBS:dsp
-LIBS:microchip
-LIBS:analog_switches
-LIBS:motorola
-LIBS:texas
-LIBS:intel
-LIBS:audio
-LIBS:interface
-LIBS:digital-audio
-LIBS:philips
-LIBS:display
-LIBS:cypress
-LIBS:siliconi
-LIBS:opto
-LIBS:atmel
-LIBS:contrib
-LIBS:valves
-LIBS:analogSpice
-LIBS:analogXSpice
-LIBS:convergenceAidSpice
-LIBS:converterSpice
-LIBS:digitalSpice
-LIBS:digitalXSpice
-LIBS:linearSpice
-LIBS:measurementSpice
-LIBS:portSpice
-LIBS:sourcesSpice
-LIBS:example_8.1-cache
-EELAYER 25  0
-EELAYER END
-$Descr A4 11700 8267
-encoding utf-8
-Sheet 1 1
-Title ""
-Date "26 apr 2013"
-Rev ""
-Comp ""
-Comment1 ""
-Comment2 ""
-Comment3 ""
-Comment4 ""
-$EndDescr
-Connection ~ 5450 5400
-$Comp
-L PWR_FLAG #FLG01
-U 1 1 5178C3EF
-P 5450 5400
-F 0 "#FLG01" H 5450 5670 30  0001 C CNN
-F 1 "PWR_FLAG" H 5450 5630 30  0000 C CNN
-	1    5450 5400
-	1    0    0    -1  
-$EndComp
-$Comp
-L GND #PWR02
-U 1 1 5178C3E3
-P 5450 5500
-F 0 "#PWR02" H 5450 5500 30  0001 C CNN
-F 1 "GND" H 5450 5430 30  0001 C CNN
-	1    5450 5500
-	1    0    0    -1  
-$EndComp
-Wire Wire Line
-	5450 5300 5450 5500
-Connection ~ 6550 3150
-Wire Wire Line
-	6350 3150 6550 3150
-Wire Wire Line
-	4350 5050 4350 5800
-Wire Wire Line
-	6850 3500 6850 5800
-Wire Wire Line
-	7350 4550 7350 5550
-Wire Wire Line
-	7350 5550 6050 5550
-Wire Wire Line
-	5200 3500 4850 3500
-Wire Wire Line
-	5500 2450 6550 2450
-Wire Wire Line
-	6550 3700 6550 4000
-Wire Wire Line
-	5500 3700 5500 4000
-Wire Wire Line
-	5500 2950 5500 3300
-Wire Wire Line
-	6550 2950 6550 3300
-Wire Wire Line
-	6550 4500 5500 4500
-Wire Wire Line
-	6850 5800 4850 5800
-Wire Wire Line
-	6050 4500 6050 4650
-Connection ~ 6050 4500
-Wire Wire Line
-	6500 2450 6500 2200
-Connection ~ 6500 2450
-Wire Wire Line
-	6500 2200 7350 2200
-Wire Wire Line
-	7350 2200 7350 3650
-Wire Wire Line
-	4350 3500 4350 4150
-Wire Wire Line
-	5750 3150 5500 3150
-Connection ~ 5500 3150
-Wire Wire Line
-	6050 4600 5450 4600
-Connection ~ 6050 4600
-Wire Wire Line
-	5450 4600 5450 4800
-$Comp
-L R R7
-U 1 1 5178C3D2
-P 5450 5050
-F 0 "R7" V 5530 5050 50  0000 C CNN
-F 1 "150" V 5450 5050 50  0000 C CNN
-	1    5450 5050
-	1    0    0    -1  
-$EndComp
-$Comp
-L SINE v1
-U 1 1 5178C33C
-P 4350 4600
-F 0 "v1" H 4150 4700 60  0000 C CNN
-F 1 "SINE" H 4150 4550 60  0000 C CNN
-F 2 "R1" H 4050 4600 60  0000 C CNN
-	1    4350 4600
-	1    0    0    -1  
-$EndComp
-$Comp
-L VPLOT8 U1
-U 1 1 51779652
-P 6050 3150
-F 0 "U1" H 5900 3250 50  0000 C CNN
-F 1 "VPLOT8" H 6200 3250 50  0000 C CNN
-	1    6050 3150
-	1    0    0    -1  
-$EndComp
-$Comp
-L R R1
-U 1 1 517794FF
-P 4600 3500
-F 0 "R1" V 4680 3500 50  0000 C CNN
-F 1 "5k" V 4600 3500 50  0000 C CNN
-	1    4600 3500
-	0    1    1    0   
-$EndComp
-$Comp
-L R R6
-U 1 1 517794EA
-P 6550 4250
-F 0 "R6" V 6630 4250 50  0000 C CNN
-F 1 "150" V 6550 4250 50  0000 C CNN
-	1    6550 4250
-	1    0    0    -1  
-$EndComp
-$Comp
-L R R4
-U 1 1 517794E3
-P 5500 4250
-F 0 "R4" V 5580 4250 50  0000 C CNN
-F 1 "150" V 5500 4250 50  0000 C CNN
-	1    5500 4250
-	1    0    0    -1  
-$EndComp
-$Comp
-L R R5
-U 1 1 517794C9
-P 6550 2700
-F 0 "R5" V 6630 2700 50  0000 C CNN
-F 1 "10k" V 6550 2700 50  0000 C CNN
-	1    6550 2700
-	1    0    0    -1  
-$EndComp
-$Comp
-L R R3
-U 1 1 517794BE
-P 5500 2700
-F 0 "R3" V 5580 2700 50  0000 C CNN
-F 1 "10k" V 5500 2700 50  0000 C CNN
-	1    5500 2700
-	1    0    0    -1  
-$EndComp
-$Comp
-L NPN Q2
-U 1 1 5177949E
-P 6650 3500
-F 0 "Q2" H 6650 3350 50  0000 R CNN
-F 1 "NPN" H 6650 3650 50  0000 R CNN
-	1    6650 3500
-	-1   0    0    -1  
-$EndComp
-$Comp
-L R R2
-U 1 1 51779433
-P 4600 5800
-F 0 "R2" V 4680 5800 50  0000 C CNN
-F 1 "R" V 4600 5800 50  0000 C CNN
-	1    4600 5800
-	0    1    1    0   
-$EndComp
-$Comp
-L DC v3
-U 1 1 51779424
-P 7350 4100
-F 0 "v3" H 7150 4200 60  0000 C CNN
-F 1 "15" H 7150 4050 60  0000 C CNN
-F 2 "R1" H 7050 4100 60  0000 C CNN
-	1    7350 4100
-	1    0    0    -1  
-$EndComp
-$Comp
-L NPN Q1
-U 1 1 51779415
-P 5400 3500
-F 0 "Q1" H 5400 3350 50  0000 R CNN
-F 1 "NPN" H 5400 3650 50  0000 R CNN
-	1    5400 3500
-	1    0    0    -1  
-$EndComp
-$Comp
-L IDC v2
-U 1 1 5177940C
-P 6050 5100
-F 0 "v2" H 5850 5200 60  0000 C CNN
-F 1 "1m" H 5850 5050 60  0000 C CNN
-F 2 "R1" H 5750 5100 60  0000 C CNN
-	1    6050 5100
-	1    0    0    -1  
-$EndComp
-$EndSCHEMATC
diff --git a/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/analysis b/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/analysis
deleted file mode 100644
index 722124c..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/analysis
+++ /dev/null
@@ -1 +0,0 @@
-.dc  v1 0e-00 15e-00 1e-00
diff --git a/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4-cache.lib b/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4-cache.lib
deleted file mode 100644
index e93b428..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4-cache.lib
+++ /dev/null
diff --git a/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4.cir b/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4.cir
deleted file mode 100644
index 7f3611e..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4.cir
+++ /dev/null
@@ -1,41 +0,0 @@
-* EESchema Netlist Version 1.1 (Spice format) creation date: Monday 29 April 2013 11:24:11 AM IST
-
-* To exclude a component from the Spice Netlist add [Spice_Netlist_Enabled] user FIELD set to: N
-* To reorder the component spice node sequence add [Spice_Node_Sequence] user FIELD and define sequence: 2,1,0
-
-*Sheet Name:/
-U3  0 25 0 21 25 24 22 21 VPLOT8_1		
-U13  23 VPLOT8_1		
-v2  0 8 15		
-U14  12 6 IPLOT		
-U11  5 18 IPLOT		
-R7  7 8 3k		
-U15  9 7 IPLOT		
-Q9  9 23 6 NPN		
-U12  23 1 IPLOT		
-R6  1 8 15.7k		
-U9  2 8 IPLOT		
-U6  11 8 IPLOT		
-U2  10 8 IPLOT		
-Q6  2 25 4 NPN		
-U8  3 4 IPLOT		
-R5  12 5 2.3k		
-U10  19 22 IPLOT		
-U7  13 21 IPLOT		
-U4  14 24 IPLOT		
-U5  15 16 IPLOT		
-U1  17 25 IPLOT		
-Q8  23 22 18 NPN		
-R4  12 19 3k		
-Q7  3 21 22 NPN		
-Q5  3 24 12 NPN		
-R1  0 17 28.6k		
-Q1  10 25 25 NPN		
-Q3  11 25 16 NPN		
-R3  12 13 20k		
-Q4  15 0 21 NPN		
-v1  12 0 15		
-R2  12 14 20k		
-Q2  15 0 24 NPN		
-
-.end
diff --git a/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4.cir.ckt b/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4.cir.ckt
deleted file mode 100644
index 14076b8..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4.cir.ckt
+++ /dev/null
@@ -1,53 +0,0 @@
-* eeschema netlist version 1.1 (spice format) creation date: monday 29 april 2013 11:24:11 am ist
-
-* Plotting option vplot8_1
-* Plotting option vplot8_1
-v2  0 8 15
-V_u14 12 6 0
-V_u11 5 18 0
-r7  7 8 3k
-V_u15 9 7 0
-q9 6 23 9 npn
-V_u12 23 1 0
-r6  1 8 15.7k
-V_u9 2 8 0
-V_u6 11 8 0
-V_u2 10 8 0
-q6 4 25 2 npn
-V_u8 3 4 0
-r5  12 5 2.3k
-V_u10 19 22 0
-V_u7 13 21 0
-V_u4 14 24 0
-V_u5 15 16 0
-V_u1 17 25 0
-q8 18 22 23 npn
-r4  12 19 3k
-q7 22 21 3 npn
-q5 12 24 3 npn
-r1  0 17 28.6k
-q1 25 25 10 npn
-q3 16 25 11 npn
-r3  12 13 20k
-q4 21 0 15 npn
-v1  12 0 15
-r2  12 14 20k
-q2 24 0 15 npn
-
-.dc  v1 0e-00 15e-00 1e-00
-.plot v(0) v(25) v(0) v(21) v(25) v(24) v(22) v(21) 
-.plot v(23) 
-.plot i(V_u14)
-.plot i(V_u11)
-.plot i(V_u15)
-.plot i(V_u12)
-.plot i(V_u9)
-.plot i(V_u6)
-.plot i(V_u2)
-.plot i(V_u8)
-.plot i(V_u10)
-.plot i(V_u7)
-.plot i(V_u4)
-.plot i(V_u5)
-.plot i(V_u1)
-.end
diff --git a/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4.cir.out b/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4.cir.out
deleted file mode 100644
index a08c832..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4.cir.out
+++ /dev/null
@@ -1,58 +0,0 @@
-* eeschema netlist version 1.1 (spice format) creation date: monday 29 april 2013 11:24:11 am ist
-
-* Plotting option vplot8_1
-* Plotting option vplot8_1
-v2  0 8 15
-V_u14 12 6 0
-V_u11 5 18 0
-r7  7 8 3k
-V_u15 9 7 0
-q9 6 23 9 npn
-V_u12 23 1 0
-r6  1 8 15.7k
-V_u9 2 8 0
-V_u6 11 8 0
-V_u2 10 8 0
-q6 4 25 2 npn
-V_u8 3 4 0
-r5  12 5 2.3k
-V_u10 19 22 0
-V_u7 13 21 0
-V_u4 14 24 0
-V_u5 15 16 0
-V_u1 17 25 0
-q8 18 22 23 npn
-r4  12 19 3k
-q7 22 21 3 npn
-q5 12 24 3 npn
-r1  0 17 28.6k
-q1 25 25 10 npn
-q3 16 25 11 npn
-r3  12 13 20k
-q4 21 0 15 npn
-v1  12 0 15
-r2  12 14 20k
-q2 24 0 15 npn
-
-.dc  v1 0e-00 15e-00 1e-00
-
-* Control Statements 
-.control
-run
-plot v(0) v(25) v(0) v(21) v(25) v(24) v(22) v(21) 
-plot v(23) 
-plot i(V_u14)
-plot i(V_u11)
-plot i(V_u15)
-plot i(V_u12)
-plot i(V_u9)
-plot i(V_u6)
-plot i(V_u2)
-plot i(V_u8)
-plot i(V_u10)
-plot i(V_u7)
-plot i(V_u4)
-plot i(V_u5)
-plot i(V_u1)
-.endc
-.end
diff --git a/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4.pro b/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4.pro
deleted file mode 100644
index 767e17f..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4.pro
+++ /dev/null
@@ -1,74 +0,0 @@
-update=Monday 29 April 2013 10:50:36 AM IST
-last_client=eeschema
-[eeschema]
-version=1
-LibDir=
-NetFmt=1
-HPGLSpd=20
-HPGLDm=15
-HPGLNum=1
-offX_A4=0
-offY_A4=0
-offX_A3=0
-offY_A3=0
-offX_A2=0
-offY_A2=0
-offX_A1=0
-offY_A1=0
-offX_A0=0
-offY_A0=0
-offX_A=0
-offY_A=0
-offX_B=0
-offY_B=0
-offX_C=0
-offY_C=0
-offX_D=0
-offY_D=0
-offX_E=0
-offY_E=0
-RptD_X=0
-RptD_Y=100
-RptLab=1
-LabSize=60
-[eeschema/libraries]
-LibName1=power
-LibName2=device
-LibName3=transistors
-LibName4=conn
-LibName5=linear
-LibName6=regul
-LibName7=74xx
-LibName8=cmos4000
-LibName9=adc-dac
-LibName10=memory
-LibName11=xilinx
-LibName12=special
-LibName13=microcontrollers
-LibName14=dsp
-LibName15=microchip
-LibName16=analog_switches
-LibName17=motorola
-LibName18=texas
-LibName19=intel
-LibName20=audio
-LibName21=interface
-LibName22=digital-audio
-LibName23=philips
-LibName24=display
-LibName25=cypress
-LibName26=siliconi
-LibName27=opto
-LibName28=atmel
-LibName29=contrib
-LibName30=valves
-LibName31=/home/holy/OSCAD/library/analogSpice
-LibName32=/home/holy/OSCAD/library/analogXSpice
-LibName33=/home/holy/OSCAD/library/convergenceAidSpice
-LibName34=/home/holy/OSCAD/library/converterSpice
-LibName35=/home/holy/OSCAD/library/digitalSpice
-LibName36=/home/holy/OSCAD/library/digitalXSpice
-LibName37=/home/holy/OSCAD/library/linearSpice
-LibName38=/home/holy/OSCAD/library/measurementSpice
-LibName39=/home/holy/OSCAD/library/portSpice
-LibName40=/home/holy/OSCAD/library/sourcesSpice
diff --git a/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4.proj b/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4.proj
deleted file mode 100644
index c332699..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4.proj
+++ /dev/null
@@ -1 +0,0 @@
-schematicFile example_8.4.sch
diff --git a/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4.sch b/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4.sch
deleted file mode 100644
index cc68262..0000000
--- a/OSCAD/Examples/sedra_smith/chapter_8/example_8.4/example_8.4.sch
+++ /dev/null
@@ -1,573 +0,0 @@
-EESchema Schematic File Version 2  date Monday 29 April 2013 11:24:17 AM IST
-LIBS:power
-LIBS:device
-LIBS:transistors
-LIBS:conn
-LIBS:linear
-LIBS:regul
-LIBS:74xx
-LIBS:cmos4000
-LIBS:adc-dac
-LIBS:memory
-LIBS:xilinx
-LIBS:special
-LIBS:microcontrollers
-LIBS:dsp
-LIBS:microchip
-LIBS:analog_switches
-LIBS:motorola
-LIBS:texas
-LIBS:intel
-LIBS:audio
-LIBS:interface
-LIBS:digital-audio
-LIBS:philips
-LIBS:display
-LIBS:cypress
-LIBS:siliconi
-LIBS:opto
-LIBS:atmel
-LIBS:contrib
-LIBS:valves
-LIBS:analogSpice
-LIBS:analogXSpice
-LIBS:convergenceAidSpice
-LIBS:converterSpice
-LIBS:digitalSpice
-LIBS:digitalXSpice
-LIBS:linearSpice
-LIBS:measurementSpice
-LIBS:portSpice
-LIBS:sourcesSpice
-EELAYER 43  0
-EELAYER END
-$Descr A4 11700 8267
-encoding utf-8
-Sheet 1 1
-Title ""
-Date "29 apr 2013"
-Rev ""
-Comp ""
-Comment1 ""
-Comment2 ""
-Comment3 ""
-Comment4 ""
-$EndDescr
-Connection ~ 3450 1150
-Connection ~ 3300 5050
-Connection ~ 4900 2900
-$Comp
-L VPLOT8_1 U3
-U 8 1 517E0976
-P 4900 2600
-F 0 "U3" H 4750 2700 50  0000 C CNN
-F 1 "VPLOT8_1" H 5050 2700 50  0000 C CNN
-	8    4900 2600
-	1    0    0    -1  
-$EndComp
-Connection ~ 3750 3100
-Connection ~ 3900 2550
-Connection ~ 4000 3000
-Connection ~ 4750 2600
-Connection ~ 5500 2950
-Connection ~ 3900 4150
-$Comp
-L VPLOT8_1 U3
-U 5 1 517E0908
-P 3900 3850
-F 0 "U3" H 3750 3950 50  0000 C CNN
-F 1 "VPLOT8_1" H 4050 3950 50  0000 C CNN
-	5    3900 3850
-	1    0    0    -1  
-$EndComp
-$Comp
-L VPLOT8_1 U3
-U 2 1 517E0903
-P 2950 3850
-F 0 "U3" H 2800 3950 50  0000 C CNN
-F 1 "VPLOT8_1" H 3100 3950 50  0000 C CNN
-	2    2950 3850
-	1    0    0    -1  
-$EndComp
-$Comp
-L VPLOT8_1 U3
-U 1 1 517E08FC
-P 2750 2650
-F 0 "U3" H 2600 2750 50  0000 C CNN
-F 1 "VPLOT8_1" H 2900 2750 50  0000 C CNN
-	1    2750 2650
-	1    0    0    -1  
-$EndComp
-$Comp
-L VPLOT8_1 U3
-U 3 1 517E08F3
-P 3750 2800
-F 0 "U3" H 3600 2900 50  0000 C CNN
-F 1 "VPLOT8_1" H 3900 2900 50  0000 C CNN
-	3    3750 2800
-	1    0    0    -1  
-$EndComp
-$Comp
-L VPLOT8_1 U3
-U 6 1 517E08EB
-P 4000 2700
-F 0 "U3" H 3850 2800 50  0000 C CNN
-F 1 "VPLOT8_1" H 4150 2800 50  0000 C CNN
-	6    4000 2700
-	1    0    0    -1  
-$EndComp
-$Comp
-L VPLOT8_1 U3
-U 4 1 517E08E7
-P 3900 2250
-F 0 "U3" H 3750 2350 50  0000 C CNN
-F 1 "VPLOT8_1" H 4050 2350 50  0000 C CNN
-	4    3900 2250
-	1    0    0    -1  
-$EndComp
-$Comp
-L VPLOT8_1 U3
-U 7 1 517E08DA
-P 4750 2300
-F 0 "U3" H 4600 2400 50  0000 C CNN
-F 1 "VPLOT8_1" H 4900 2400 50  0000 C CNN
-	7    4750 2300
-	1    0    0    -1  
-$EndComp
-$Comp
-L VPLOT8_1 U13
-U 1 1 517E08D5
-P 5500 2650
-F 0 "U13" H 5350 2750 50  0000 C CNN
-F 1 "VPLOT8_1" H 5650 2750 50  0000 C CNN
-	1    5500 2650
-	1    0    0    -1  
-$EndComp
-Connection ~ 4000 5050
-Wire Wire Line
-	4000 5050 4000 5550
-Wire Wire Line
-	4000 5550 3350 5550
-Connection ~ 2350 2550
-Wire Wire Line
-	2350 2550 2350 4150
-Wire Wire Line
-	2350 4150 1900 4150
-Connection ~ 3100 1150
-Connection ~ 2400 2550
-Connection ~ 2650 2750
-Wire Wire Line
-	2250 2550 2650 2550
-Wire Wire Line
-	2650 2550 2650 2950
-Connection ~ 2750 2950
-Wire Wire Line
-	2750 2950 2750 3300
-Wire Wire Line
-	2750 3300 3750 3300
-Wire Wire Line
-	3750 3300 3750 2950
-Wire Wire Line
-	5250 2250 5250 2400
-Wire Wire Line
-	5900 2750 5900 2450
-Wire Wire Line
-	5900 3800 5900 4000
-Connection ~ 5250 2950
-Wire Wire Line
-	5250 2950 5600 2950
-Wire Wire Line
-	5250 3650 5250 4200
-Wire Wire Line
-	4500 4350 4500 4550
-Wire Wire Line
-	4500 3750 4500 3950
-Connection ~ 3450 2550
-Wire Wire Line
-	3450 2550 4900 2550
-Wire Wire Line
-	4900 2550 4900 3000
-Connection ~ 4350 1150
-Wire Wire Line
-	3100 1650 3100 1950
-Wire Wire Line
-	4600 1650 4600 1950
-Wire Wire Line
-	2550 3250 2550 3350
-Wire Wire Line
-	4350 3200 4600 3200
-Wire Wire Line
-	3300 4550 3300 4350
-Wire Wire Line
-	2550 4350 2550 4550
-Wire Wire Line
-	2550 3850 2550 3950
-Connection ~ 3300 3150
-Wire Wire Line
-	3300 3750 3300 3950
-Wire Wire Line
-	3450 3150 3100 3150
-Wire Wire Line
-	2650 2950 2800 2950
-Wire Wire Line
-	3100 2750 3100 2450
-Wire Wire Line
-	3450 2450 3450 2750
-Wire Wire Line
-	3000 4150 2850 4150
-Wire Wire Line
-	2550 3900 2950 3900
-Wire Wire Line
-	2950 3900 2950 4150
-Connection ~ 2950 4150
-Connection ~ 2550 3900
-Wire Wire Line
-	3100 2650 3950 2650
-Connection ~ 3100 2650
-Wire Wire Line
-	3950 2650 3950 3000
-Wire Wire Line
-	3950 3000 4050 3000
-Wire Wire Line
-	4600 2800 4600 2450
-Wire Wire Line
-	3300 3150 3300 3250
-Wire Wire Line
-	3450 1650 3450 1950
-Wire Wire Line
-	4350 1150 4350 2800
-Wire Wire Line
-	4950 2600 4600 2600
-Connection ~ 4600 2600
-Connection ~ 4600 1150
-Wire Wire Line
-	4500 3200 4500 3250
-Connection ~ 4500 3200
-Wire Wire Line
-	2950 4150 4200 4150
-Wire Wire Line
-	5250 2800 5250 3150
-Wire Wire Line
-	5250 5050 5250 4700
-Connection ~ 4500 5050
-Wire Wire Line
-	5900 3150 5900 3300
-Wire Wire Line
-	5900 4500 5900 5050
-Wire Wire Line
-	5900 5050 2550 5050
-Connection ~ 5250 5050
-Wire Wire Line
-	5250 1650 5250 1750
-Wire Wire Line
-	5900 1950 5900 1150
-Connection ~ 5250 1150
-Wire Wire Line
-	2650 2750 2550 2750
-Wire Wire Line
-	5900 1150 1900 1150
-Wire Wire Line
-	1900 1150 1900 3250
-Wire Wire Line
-	2450 2550 2450 5550
-Connection ~ 2450 2550
-$Comp
-L DC v2
-U 1 1 517E089A
-P 2900 5550
-F 0 "v2" H 2700 5650 60  0000 C CNN
-F 1 "15" H 2700 5500 60  0000 C CNN
-F 2 "R1" H 2600 5550 60  0000 C CNN
-	1    2900 5550
-	0    -1   1    0   
-$EndComp
-$Comp
-L PWR_FLAG #FLG01
-U 1 1 517E07C2
-P 2400 2550
-F 0 "#FLG01" H 2400 2820 30  0001 C CNN
-F 1 "PWR_FLAG" H 2400 2780 30  0000 C CNN
-	1    2400 2550
-	1    0    0    -1  
-$EndComp
-$Comp
-L GND #PWR02
-U 1 1 517E07B3
-P 2250 2550
-F 0 "#PWR02" H 2250 2550 30  0001 C CNN
-F 1 "GND" H 2250 2480 30  0001 C CNN
-	1    2250 2550
-	1    0    0    -1  
-$EndComp
-$Comp
-L IPLOT U14
-U 1 1 517E06CB
-P 5900 2200
-F 0 "U14" H 5750 2300 50  0000 C CNN
-F 1 "IPLOT" H 6050 2300 50  0000 C CNN
-	1    5900 2200
-	0    1    1    0   
-$EndComp
-$Comp
-L IPLOT U11
-U 1 1 517E06B1
-P 5250 2000
-F 0 "U11" H 5100 2100 50  0000 C CNN
-F 1 "IPLOT" H 5400 2100 50  0000 C CNN
-	1    5250 2000
-	0    1    1    0   
-$EndComp
-$Comp
-L R R7
-U 1 1 517E061A
-P 5900 4250
-F 0 "R7" V 5980 4250 50  0000 C CNN
-F 1 "3k" V 5900 4250 50  0000 C CNN
-	1    5900 4250
-	1    0    0    -1  
-$EndComp
-$Comp
-L IPLOT U15
-U 1 1 517E060D
-P 5900 3550
-F 0 "U15" H 5750 3650 50  0000 C CNN
-F 1 "IPLOT" H 6050 3650 50  0000 C CNN
-	1    5900 3550
-	0    1    1    0   
-$EndComp
-$Comp
-L NPN Q9
-U 1 1 517E05E2
-P 5800 2950
-F 0 "Q9" H 5800 2800 50  0000 R CNN
-F 1 "NPN" H 5800 3100 50  0000 R CNN
-	1    5800 2950
-	1    0    0    -1  
-$EndComp
-$Comp
-L IPLOT U12
-U 1 1 517E05AE
-P 5250 3400
-F 0 "U12" H 5100 3500 50  0000 C CNN
-F 1 "IPLOT" H 5400 3500 50  0000 C CNN
-	1    5250 3400
-	0    1    1    0   
-$EndComp
-$Comp
-L R R6
-U 1 1 517E0593
-P 5250 4450
-F 0 "R6" V 5330 4450 50  0000 C CNN
-F 1 "15.7k" V 5250 4450 50  0000 C CNN
-	1    5250 4450
-	1    0    0    -1  
-$EndComp
-$Comp
-L IPLOT U9
-U 1 1 517E0566
-P 4500 4800
-F 0 "U9" H 4350 4900 50  0000 C CNN
-F 1 "IPLOT" H 4650 4900 50  0000 C CNN
-	1    4500 4800
-	0    1    1    0   
-$EndComp
-$Comp
-L IPLOT U6
-U 1 1 517E0562
-P 3300 4800
-F 0 "U6" H 3150 4900 50  0000 C CNN
-F 1 "IPLOT" H 3450 4900 50  0000 C CNN
-	1    3300 4800
-	0    1    1    0   
-$EndComp
-$Comp
-L IPLOT U2
-U 1 1 517E055E
-P 2550 4800
-F 0 "U2" H 2400 4900 50  0000 C CNN
-F 1 "IPLOT" H 2700 4900 50  0000 C CNN
-	1    2550 4800
-	0    1    1    0   
-$EndComp
-$Comp
-L NPN Q6
-U 1 1 517E0538
-P 4400 4150
-F 0 "Q6" H 4400 4000 50  0000 R CNN
-F 1 "NPN" H 4400 4300 50  0000 R CNN
-	1    4400 4150
-	1    0    0    -1  
-$EndComp
-$Comp
-L IPLOT U8
-U 1 1 517E0528
-P 4500 3500
-F 0 "U8" H 4350 3600 50  0000 C CNN
-F 1 "IPLOT" H 4650 3600 50  0000 C CNN
-	1    4500 3500
-	0    1    1    0   
-$EndComp
-$Comp
-L R R5
-U 1 1 517E04FA
-P 5250 1400
-F 0 "R5" V 5330 1400 50  0000 C CNN
-F 1 "2.3k" V 5250 1400 50  0000 C CNN
-	1    5250 1400
-	1    0    0    -1  
-$EndComp
-$Comp
-L IPLOT U10
-U 1 1 517E04B8
-P 4600 2200
-F 0 "U10" H 4450 2300 50  0000 C CNN
-F 1 "IPLOT" H 4750 2300 50  0000 C CNN
-	1    4600 2200
-	0    1    1    0   
-$EndComp
-$Comp
-L IPLOT U7
-U 1 1 517E04B5
-P 3450 2200
-F 0 "U7" H 3300 2300 50  0000 C CNN
-F 1 "IPLOT" H 3600 2300 50  0000 C CNN
-	1    3450 2200
-	0    1    1    0   
-$EndComp
-$Comp
-L IPLOT U4
-U 1 1 517E04B0
-P 3100 2200
-F 0 "U4" H 2950 2300 50  0000 C CNN
-F 1 "IPLOT" H 3250 2300 50  0000 C CNN
-	1    3100 2200
-	0    1    1    0   
-$EndComp
-$Comp
-L IPLOT U5
-U 1 1 517E0481
-P 3300 3500
-F 0 "U5" H 3150 3600 50  0000 C CNN
-F 1 "IPLOT" H 3450 3600 50  0000 C CNN
-	1    3300 3500
-	0    1    1    0   
-$EndComp
-$Comp
-L IPLOT U1
-U 1 1 517E0473
-P 2550 3600
-F 0 "U1" H 2400 3700 50  0000 C CNN
-F 1 "IPLOT" H 2700 3700 50  0000 C CNN
-	1    2550 3600
-	0    1    1    0   
-$EndComp
-$Comp
-L NPN Q8
-U 1 1 517E0432
-P 5150 2600
-F 0 "Q8" H 5150 2450 50  0000 R CNN
-F 1 "NPN" H 5150 2750 50  0000 R CNN
-	1    5150 2600
-	1    0    0    -1  
-$EndComp
-$Comp
-L R R4
-U 1 1 517E0427
-P 4600 1400
-F 0 "R4" V 4680 1400 50  0000 C CNN
-F 1 "3k" V 4600 1400 50  0000 C CNN
-	1    4600 1400
-	1    0    0    -1  
-$EndComp
-$Comp
-L NPN Q7
-U 1 1 517E0411
-P 4700 3000
-F 0 "Q7" H 4700 2850 50  0000 R CNN
-F 1 "NPN" H 4700 3150 50  0000 R CNN
-	1    4700 3000
-	-1   0    0    -1  
-$EndComp
-$Comp
-L NPN Q5
-U 1 1 517E03F6
-P 4250 3000
-F 0 "Q5" H 4250 2850 50  0000 R CNN
-F 1 "NPN" H 4250 3150 50  0000 R CNN
-	1    4250 3000
-	1    0    0    -1  
-$EndComp
-$Comp
-L R R1
-U 1 1 517E03C0
-P 2550 3000
-F 0 "R1" V 2630 3000 50  0000 C CNN
-F 1 "28.6k" V 2550 3000 50  0000 C CNN
-	1    2550 3000
-	1    0    0    -1  
-$EndComp
-$Comp
-L NPN Q1
-U 1 1 517E03AD
-P 2650 4150
-F 0 "Q1" H 2650 4000 50  0000 R CNN
-F 1 "NPN" H 2650 4300 50  0000 R CNN
-	1    2650 4150
-	-1   0    0    -1  
-$EndComp
-$Comp
-L NPN Q3
-U 1 1 517E03A2
-P 3200 4150
-F 0 "Q3" H 3200 4000 50  0000 R CNN
-F 1 "NPN" H 3200 4300 50  0000 R CNN
-	1    3200 4150
-	1    0    0    -1  
-$EndComp
-$Comp
-L R R3
-U 1 1 517E0387
-P 3450 1400
-F 0 "R3" V 3530 1400 50  0000 C CNN
-F 1 "20k" V 3450 1400 50  0000 C CNN
-	1    3450 1400
-	1    0    0    -1  
-$EndComp
-$Comp
-L NPN Q4
-U 1 1 517E0370
-P 3550 2950
-F 0 "Q4" H 3550 2800 50  0000 R CNN
-F 1 "NPN" H 3550 3100 50  0000 R CNN
-	1    3550 2950
-	-1   0    0    -1  
-$EndComp
-$Comp
-L DC v1
-U 1 1 517E0351
-P 1900 3700
-F 0 "v1" H 1700 3800 60  0000 C CNN
-F 1 "15" H 1700 3650 60  0000 C CNN
-F 2 "R1" H 1600 3700 60  0000 C CNN
-	1    1900 3700
-	1    0    0    -1  
-$EndComp
-$Comp
-L R R2
-U 1 1 517E0341
-P 3100 1400
-F 0 "R2" V 3180 1400 50  0000 C CNN
-F 1 "20k" V 3100 1400 50  0000 C CNN
-	1    3100 1400
-	1    0    0    -1  
-$EndComp
-$Comp
-L NPN Q2
-U 1 1 517E0337
-P 3000 2950
-F 0 "Q2" H 3000 2800 50  0000 R CNN
-F 1 "NPN" H 3000 3100 50  0000 R CNN
-	1    3000 2950
-	1    0    0    -1  
-$EndComp
-$EndSCHEMATC
author	Fahim	2014-09-09 16:11:17 +0530
committer	Fahim	2014-09-09 16:11:17 +0530
commit	c632c1009c9e095135220c809d7c799841f160b3 (patch)
tree	3be2def8313164c3bf32799714ba53a4a1326ed6 /OSCAD/Examples/sedra_smith/chapter_8
parent	e338c2a59389c22b8cca9a78d75e626ae779c405 (diff)
download	FreeEDA-c632c1009c9e095135220c809d7c799841f160b3.tar.gz FreeEDA-c632c1009c9e095135220c809d7c799841f160b3.tar.bz2 FreeEDA-c632c1009c9e095135220c809d7c799841f160b3.zip