summaryrefslogtreecommitdiff
path: root/js/Electrical
diff options
context:
space:
mode:
authorSunil Shetye2018-07-03 15:56:57 +0530
committerSunil Shetye2018-07-03 16:21:12 +0530
commit6cd012d0974046a664c0603fd39abd7610d06156 (patch)
tree5ead7319eec658845dd55e54a67871edc43b2d70 /js/Electrical
parent5b958dcbdbb57c43a7d049fb719ef113c8a8135b (diff)
downloadsci2js-6cd012d0974046a664c0603fd39abd7610d06156.tar.gz
sci2js-6cd012d0974046a664c0603fd39abd7610d06156.tar.bz2
sci2js-6cd012d0974046a664c0603fd39abd7610d06156.zip
add code to dump and load type of var
Diffstat (limited to 'js/Electrical')
-rw-r--r--js/Electrical/CCS.pickle30
-rw-r--r--js/Electrical/CVS.pickle30
-rw-r--r--js/Electrical/Capacitor.pickle30
-rw-r--r--js/Electrical/ConstantVoltage.pickle30
-rw-r--r--js/Electrical/CurrentSensor.pickle30
-rw-r--r--js/Electrical/Diode.pickle30
-rw-r--r--js/Electrical/Ground.pickle30
-rw-r--r--js/Electrical/Gyrator.pickle30
-rw-r--r--js/Electrical/IdealTransformer.pickle30
-rw-r--r--js/Electrical/Inductor.pickle30
-rw-r--r--js/Electrical/MOTOR.pickle30
-rw-r--r--js/Electrical/NMOS.pickle30
-rw-r--r--js/Electrical/NPN.pickle30
-rw-r--r--js/Electrical/OpAmp.pickle30
-rw-r--r--js/Electrical/PMOS.pickle30
-rw-r--r--js/Electrical/PNP.pickle30
-rw-r--r--js/Electrical/PotentialSensor.pickle30
-rw-r--r--js/Electrical/Resistor.pickle30
-rw-r--r--js/Electrical/SineVoltage.pickle30
-rw-r--r--js/Electrical/Switch.pickle30
-rw-r--r--js/Electrical/VVsourceAC.pickle30
-rw-r--r--js/Electrical/VariableResistor.pickle30
-rw-r--r--js/Electrical/VoltageSensor.pickle30
-rw-r--r--js/Electrical/VsourceAC.pickle30
24 files changed, 720 insertions, 0 deletions
diff --git a/js/Electrical/CCS.pickle b/js/Electrical/CCS.pickle
index 0d1dde24..6f6e8609 100644
--- a/js/Electrical/CCS.pickle
+++ b/js/Electrical/CCS.pickle
@@ -6,4 +6,34 @@ S'x'
p2
atp3
Rp4
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/CVS.pickle b/js/Electrical/CVS.pickle
index 0d1dde24..6f6e8609 100644
--- a/js/Electrical/CVS.pickle
+++ b/js/Electrical/CVS.pickle
@@ -6,4 +6,34 @@ S'x'
p2
atp3
Rp4
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/Capacitor.pickle b/js/Electrical/Capacitor.pickle
index 389dfb7d..103fb60b 100644
--- a/js/Electrical/Capacitor.pickle
+++ b/js/Electrical/Capacitor.pickle
@@ -10,4 +10,34 @@ aS'v'
p4
atp5
Rp6
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/ConstantVoltage.pickle b/js/Electrical/ConstantVoltage.pickle
index 4cc46e41..f406ea7c 100644
--- a/js/Electrical/ConstantVoltage.pickle
+++ b/js/Electrical/ConstantVoltage.pickle
@@ -8,4 +8,34 @@ aS'V'
p3
atp4
Rp5
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/CurrentSensor.pickle b/js/Electrical/CurrentSensor.pickle
index 0d1dde24..6f6e8609 100644
--- a/js/Electrical/CurrentSensor.pickle
+++ b/js/Electrical/CurrentSensor.pickle
@@ -6,4 +6,34 @@ S'x'
p2
atp3
Rp4
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/Diode.pickle b/js/Electrical/Diode.pickle
index 4afadfea..dae15a52 100644
--- a/js/Electrical/Diode.pickle
+++ b/js/Electrical/Diode.pickle
@@ -14,4 +14,34 @@ aS'Maxexp'
p6
atp7
Rp8
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/Ground.pickle b/js/Electrical/Ground.pickle
index 0d1dde24..6f6e8609 100644
--- a/js/Electrical/Ground.pickle
+++ b/js/Electrical/Ground.pickle
@@ -6,4 +6,34 @@ S'x'
p2
atp3
Rp4
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/Gyrator.pickle b/js/Electrical/Gyrator.pickle
index 0eb0c70b..0b4a7411 100644
--- a/js/Electrical/Gyrator.pickle
+++ b/js/Electrical/Gyrator.pickle
@@ -10,4 +10,34 @@ aS'G1'
p4
atp5
Rp6
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/IdealTransformer.pickle b/js/Electrical/IdealTransformer.pickle
index af602144..0d391111 100644
--- a/js/Electrical/IdealTransformer.pickle
+++ b/js/Electrical/IdealTransformer.pickle
@@ -8,4 +8,34 @@ aS'N'
p3
atp4
Rp5
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/Inductor.pickle b/js/Electrical/Inductor.pickle
index 9c416581..36543556 100644
--- a/js/Electrical/Inductor.pickle
+++ b/js/Electrical/Inductor.pickle
@@ -8,4 +8,34 @@ aS'L'
p3
atp4
Rp5
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/MOTOR.pickle b/js/Electrical/MOTOR.pickle
index 0d1dde24..6f6e8609 100644
--- a/js/Electrical/MOTOR.pickle
+++ b/js/Electrical/MOTOR.pickle
@@ -6,4 +6,34 @@ S'x'
p2
atp3
Rp4
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/NMOS.pickle b/js/Electrical/NMOS.pickle
index 0f015c0a..0896da33 100644
--- a/js/Electrical/NMOS.pickle
+++ b/js/Electrical/NMOS.pickle
@@ -24,4 +24,34 @@ aS'x'
p11
atp12
Rp13
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/NPN.pickle b/js/Electrical/NPN.pickle
index ffc05c1b..9bd233c2 100644
--- a/js/Electrical/NPN.pickle
+++ b/js/Electrical/NPN.pickle
@@ -40,4 +40,34 @@ aS'x'
p19
atp20
Rp21
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/OpAmp.pickle b/js/Electrical/OpAmp.pickle
index aba723ba..7feccaca 100644
--- a/js/Electrical/OpAmp.pickle
+++ b/js/Electrical/OpAmp.pickle
@@ -12,4 +12,34 @@ aS'SatL'
p5
atp6
Rp7
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/PMOS.pickle b/js/Electrical/PMOS.pickle
index 0f015c0a..0896da33 100644
--- a/js/Electrical/PMOS.pickle
+++ b/js/Electrical/PMOS.pickle
@@ -24,4 +24,34 @@ aS'x'
p11
atp12
Rp13
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/PNP.pickle b/js/Electrical/PNP.pickle
index ffc05c1b..9bd233c2 100644
--- a/js/Electrical/PNP.pickle
+++ b/js/Electrical/PNP.pickle
@@ -40,4 +40,34 @@ aS'x'
p19
atp20
Rp21
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/PotentialSensor.pickle b/js/Electrical/PotentialSensor.pickle
index 0d1dde24..6f6e8609 100644
--- a/js/Electrical/PotentialSensor.pickle
+++ b/js/Electrical/PotentialSensor.pickle
@@ -6,4 +6,34 @@ S'x'
p2
atp3
Rp4
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/Resistor.pickle b/js/Electrical/Resistor.pickle
index 1fa90b15..bf248489 100644
--- a/js/Electrical/Resistor.pickle
+++ b/js/Electrical/Resistor.pickle
@@ -8,4 +8,34 @@ aS'R'
p3
atp4
Rp5
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/SineVoltage.pickle b/js/Electrical/SineVoltage.pickle
index e7abe6f3..216b61a4 100644
--- a/js/Electrical/SineVoltage.pickle
+++ b/js/Electrical/SineVoltage.pickle
@@ -16,4 +16,34 @@ aS'ph'
p7
atp8
Rp9
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/Switch.pickle b/js/Electrical/Switch.pickle
index 5a7e7ba4..4f296649 100644
--- a/js/Electrical/Switch.pickle
+++ b/js/Electrical/Switch.pickle
@@ -10,4 +10,34 @@ aS'Ron'
p4
atp5
Rp6
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/VVsourceAC.pickle b/js/Electrical/VVsourceAC.pickle
index 95e8974e..11e7e998 100644
--- a/js/Electrical/VVsourceAC.pickle
+++ b/js/Electrical/VVsourceAC.pickle
@@ -8,4 +8,34 @@ aS'FR'
p3
atp4
Rp5
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/VariableResistor.pickle b/js/Electrical/VariableResistor.pickle
index 0d1dde24..6f6e8609 100644
--- a/js/Electrical/VariableResistor.pickle
+++ b/js/Electrical/VariableResistor.pickle
@@ -6,4 +6,34 @@ S'x'
p2
atp3
Rp4
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/VoltageSensor.pickle b/js/Electrical/VoltageSensor.pickle
index 0d1dde24..6f6e8609 100644
--- a/js/Electrical/VoltageSensor.pickle
+++ b/js/Electrical/VoltageSensor.pickle
@@ -6,4 +6,34 @@ S'x'
p2
atp3
Rp4
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file
diff --git a/js/Electrical/VsourceAC.pickle b/js/Electrical/VsourceAC.pickle
index 7dc76fc6..e0a04854 100644
--- a/js/Electrical/VsourceAC.pickle
+++ b/js/Electrical/VsourceAC.pickle
@@ -10,4 +10,34 @@ aS'VA'
p4
atp5
Rp6
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
+.c__builtin__
+set
+p0
+((lp1
+tp2
+Rp3
. \ No newline at end of file