summaryrefslogtreecommitdiff
path: root/MyLibrary/fossee_openplc.pretty/SOIC-8_3.9x4.9mm_P1.27mm.kicad_mod
diff options
context:
space:
mode:
Diffstat (limited to 'MyLibrary/fossee_openplc.pretty/SOIC-8_3.9x4.9mm_P1.27mm.kicad_mod')
-rw-r--r--MyLibrary/fossee_openplc.pretty/SOIC-8_3.9x4.9mm_P1.27mm.kicad_mod40
1 files changed, 40 insertions, 0 deletions
diff --git a/MyLibrary/fossee_openplc.pretty/SOIC-8_3.9x4.9mm_P1.27mm.kicad_mod b/MyLibrary/fossee_openplc.pretty/SOIC-8_3.9x4.9mm_P1.27mm.kicad_mod
new file mode 100644
index 0000000..4ceffbf
--- /dev/null
+++ b/MyLibrary/fossee_openplc.pretty/SOIC-8_3.9x4.9mm_P1.27mm.kicad_mod
@@ -0,0 +1,40 @@
+(module SOIC-8_3.9x4.9mm_P1.27mm (layer F.Cu) (tedit 5D9F72B1)
+ (descr "SOIC, 8 Pin (JEDEC MS-012AA, https://www.analog.com/media/en/package-pcb-resources/package/pkg_pdf/soic_narrow-r/r_8.pdf), generated with kicad-footprint-generator ipc_gullwing_generator.py")
+ (tags "SOIC SO")
+ (attr smd)
+ (fp_text reference REF** (at 0 -3.4) (layer F.SilkS)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_text value SOIC-8_3.9x4.9mm_P1.27mm (at 0 3.4) (layer F.Fab)
+ (effects (font (size 1 1) (thickness 0.15)))
+ )
+ (fp_line (start 0 2.56) (end 1.95 2.56) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0 2.56) (end -1.95 2.56) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0 -2.56) (end 1.95 -2.56) (layer F.SilkS) (width 0.12))
+ (fp_line (start 0 -2.56) (end -3.45 -2.56) (layer F.SilkS) (width 0.12))
+ (fp_line (start -0.975 -2.45) (end 1.95 -2.45) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.95 -2.45) (end 1.95 2.45) (layer F.Fab) (width 0.1))
+ (fp_line (start 1.95 2.45) (end -1.95 2.45) (layer F.Fab) (width 0.1))
+ (fp_line (start -1.95 2.45) (end -1.95 -1.475) (layer F.Fab) (width 0.1))
+ (fp_line (start -1.95 -1.475) (end -0.975 -2.45) (layer F.Fab) (width 0.1))
+ (fp_line (start -3.7 -2.7) (end -3.7 2.7) (layer F.CrtYd) (width 0.05))
+ (fp_line (start -3.7 2.7) (end 3.7 2.7) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 3.7 2.7) (end 3.7 -2.7) (layer F.CrtYd) (width 0.05))
+ (fp_line (start 3.7 -2.7) (end -3.7 -2.7) (layer F.CrtYd) (width 0.05))
+ (fp_text user %R (at 0 0) (layer F.Fab)
+ (effects (font (size 0.98 0.98) (thickness 0.15)))
+ )
+ (pad 1 smd roundrect (at -2.475 -1.905) (size 1.95 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
+ (pad 2 smd roundrect (at -2.475 -0.635) (size 1.95 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
+ (pad 3 smd roundrect (at -2.475 0.635) (size 1.95 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
+ (pad 4 smd roundrect (at -2.475 1.905) (size 1.95 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
+ (pad 5 smd roundrect (at 2.475 1.905) (size 1.95 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
+ (pad 6 smd roundrect (at 2.475 0.635) (size 1.95 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
+ (pad 7 smd roundrect (at 2.475 -0.635) (size 1.95 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
+ (pad 8 smd roundrect (at 2.475 -1.905) (size 1.95 0.6) (layers F.Cu F.Paste F.Mask) (roundrect_rratio 0.25))
+ (model ${KISYS3DMOD}/Package_SO.3dshapes/SOIC-8_3.9x4.9mm_P1.27mm.wrl
+ (at (xyz 0 0 0))
+ (scale (xyz 1 1 1))
+ (rotate (xyz 0 0 0))
+ )
+)