1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
|
module ll8_to_fifo36
(input clk, input reset, input clear,
input [7:0] ll_data,
input ll_sof_n,
input ll_eof_n,
input ll_src_rdy_n,
output ll_dst_rdy_n,
output [35:0] f36_data,
output f36_src_rdy_o,
input f36_dst_rdy_i );
wire f36_write = f36_src_rdy_o & f36_dst_rdy_i;
// Why anybody would use active low in an FPGA is beyond me...
wire ll_sof = ~ll_sof_n;
wire ll_eof = ~ll_eof_n;
wire ll_src_rdy = ~ll_src_rdy_n;
wire ll_dst_rdy;
assign ll_dst_rdy_n = ~ll_dst_rdy;
reg f36_sof, f36_eof;
reg [1:0] f36_occ;
reg [2:0] state;
reg [7:0] dat0, dat1, dat2, dat3;
always @(posedge clk)
if(ll_src_rdy & ((state==0)|f36_write))
f36_sof <= ll_sof;
always @(posedge clk)
if(ll_src_rdy & ((state !=4)|f36_write))
f36_eof <= ll_eof;
always @(posedge clk)
if(ll_eof)
f36_occ <= state[1:0] + 1;
else
f36_occ <= 0;
always @(posedge clk)
if(reset)
state <= 0;
else
if(ll_src_rdy)
case(state)
0 :
if(ll_eof)
state <= 4;
else
state <= 1;
1 :
if(ll_eof)
state <= 4;
else
state <= 2;
2 :
if(ll_eof)
state <= 4;
else
state <= 3;
3 : state <= 4;
4 :
if(f36_dst_rdy_i)
if(ll_eof)
state <= 4;
else
state <= 1;
endcase // case(state)
else
if(f36_write)
state <= 0;
always @(posedge clk)
if(ll_src_rdy & (state==3))
dat3 <= ll_data;
always @(posedge clk)
if(ll_src_rdy & (state==2))
dat2 <= ll_data;
always @(posedge clk)
if(ll_src_rdy & (state==1))
dat1 <= ll_data;
always @(posedge clk)
if(ll_src_rdy & ((state==0) | f36_write))
dat0 <= ll_data;
assign ll_dst_rdy = f36_dst_rdy_i | (state != 4);
assign f36_data = {f36_occ,f36_eof,f36_sof,dat0,dat1,dat2,dat3}; // FIXME endianess
assign f36_src_rdy_o = (state == 4);
endmodule // ll8_to_fifo36
|
