usrp2/fpga/control_lib/decoder_3_8.v


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21


module decoder_3_8 
  (input [2:0] sel, 
   output reg [7:0] res);

   always @(sel or res)
     begin
        case (sel)
          3'b000 : res = 8'b00000001;
          3'b001 : res = 8'b00000010;
          3'b010 : res = 8'b00000100;
          3'b011 : res = 8'b00001000;
          3'b100 : res = 8'b00010000;
          3'b101 : res = 8'b00100000;
          3'b110 : res = 8'b01000000;
          default : res = 8'b10000000;
        endcase // case(sel)
     end // always @ (sel or res)

endmodule // decoder_3_8