1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
|
/*
* Copyright 2010 Free Software Foundation, Inc.
*
* This program is free software: you can redistribute it and/or modify
* it under the terms of the GNU General Public License as published by
* the Free Software Foundation, either version 3 of the License, or
* (at your option) any later version.
*
* This program is distributed in the hope that it will be useful,
* but WITHOUT ANY WARRANTY; without even the implied warranty of
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
* GNU General Public License for more details.
*
* You should have received a copy of the GNU General Public License
* along with this program. If not, see <http://www.gnu.org/licenses/>.
*
*/
#include "db_wbxng.h"
#include "adf4350.h"
#include <spi.h>
#include <memory_map.h>
#include <db_base.h>
#include <hal_io.h>
#include <mdelay.h>
#include <lsdac.h>
#include <clocks.h>
#include <stdio.h>
#include <stdint.h>
#define min(X,Y) ((X) < (Y) ? (X) : (Y))
#define max(X,Y) ((X) > (Y) ? (X) : (Y))
bool wbxng_init_rx(struct db_base *dbb);
bool wbxng_init_tx(struct db_base *dbb);
bool wbxng_set_freq(struct db_base *dbb, u2_fxpt_freq_t freq, u2_fxpt_freq_t *dc);
bool wbxng_set_gain_rx(struct db_base *dbb, u2_fxpt_gain_t gain);
bool wbxng_set_gain_tx(struct db_base *dbb, u2_fxpt_gain_t gain);
bool wbxng_set_tx_enable(struct db_base *dbb, bool on);
/*
* The class instances
*/
struct db_wbxng_rx db_wbxng_rx = {
.base.dbid = 0x0053,
.base.is_tx = false,
.base.output_enables = RX2_RX1N|RXBB_EN|ATTN_MASK|ENABLE_33|ENABLE_5|PLL_CE|PLL_PDBRF|ATTN_MASK,
.base.used_pins = 0xFFFF,
.base.freq_min = U2_DOUBLE_TO_FXPT_FREQ(68.75e6),
.base.freq_max = U2_DOUBLE_TO_FXPT_FREQ(2200e6),
.base.gain_min = U2_DOUBLE_TO_FXPT_GAIN(0),
.base.gain_max = U2_DOUBLE_TO_FXPT_GAIN(31.5),
.base.gain_step_size = U2_DOUBLE_TO_FXPT_GAIN(0.5),
.base.is_quadrature = true,
.base.i_and_q_swapped = false,
.base.spectrum_inverted = false,
.base.default_lo_offset = U2_DOUBLE_TO_FXPT_FREQ(0),
.base.init = wbxng_init_rx,
.base.set_freq = wbxng_set_freq,
.base.set_gain = wbxng_set_gain_rx,
.base.set_tx_enable = 0,
.base.atr_mask = RXBB_EN | RX2_RX1N,
.base.atr_txval = RX2_RX1N,
.base.atr_rxval = RXBB_EN,
// .base.atr_tx_delay =
// .base.atr_rx_delay =
.base.set_antenna = 0,
.common.adf4350_regs_int = UINT16_C(100),
.common.adf4350_regs_frac = 0,
.common.adf4350_regs_prescaler = 1,
.common.adf4350_regs_mod = UINT16_C(0xfff),
.common.adf4350_regs_10_bit_r_counter = UINT16_C(1),
.common.adf4350_regs_divider_select = 0,
.common.adf4350_regs_8_bit_band_select_clock_divider_value = 0,
.common.spi_mask = SPI_SS_RX_DB,
.common.freq_mult = 2
};
struct db_wbxng_tx db_wbxng_tx = {
.base.dbid = 0x0052,
.base.is_tx = true,
.base.output_enables = RX_TXN|TXMOD_EN|ENABLE_33|ENABLE_5|PLL_CE|PLL_PDBRF,
.base.used_pins = 0xFFFF,
.base.freq_min = U2_DOUBLE_TO_FXPT_FREQ(68.75e6),
.base.freq_max = U2_DOUBLE_TO_FXPT_FREQ(2200e6),
.base.gain_min = U2_DOUBLE_TO_FXPT_GAIN(0),
.base.gain_max = U2_DOUBLE_TO_FXPT_GAIN(25),
.base.gain_step_size = U2_DOUBLE_TO_FXPT_GAIN(0.1),
.base.is_quadrature = true,
.base.i_and_q_swapped = false,
.base.spectrum_inverted = false,
.base.default_lo_offset = U2_DOUBLE_TO_FXPT_FREQ(0),
.base.init = wbxng_init_tx,
.base.set_freq = wbxng_set_freq,
.base.set_gain = wbxng_set_gain_tx,
.base.set_tx_enable = wbxng_set_tx_enable,
.base.atr_mask = RX_TXN | TXMOD_EN,
.base.atr_txval = TXMOD_EN,
.base.atr_rxval = RX_TXN,
// .base.atr_tx_delay =
// .base.atr_rx_delay =
.base.set_antenna = 0,
.common.adf4350_regs_int = UINT16_C(100),
.common.adf4350_regs_frac = 0,
.common.adf4350_regs_prescaler = 1,
.common.adf4350_regs_mod = UINT16_C(0xfff),
.common.adf4350_regs_10_bit_r_counter = UINT16_C(1),
.common.adf4350_regs_divider_select = 0,
.common.adf4350_regs_8_bit_band_select_clock_divider_value = 0,
.common.spi_mask = SPI_SS_TX_DB,
.common.freq_mult = 2
};
bool
wbxng_init_tx(struct db_base *dbb)
{
//struct db_wbxng_dummy *db = (struct db_wbxng_dummy *) dbb;
clocks_enable_tx_dboard(true, 0);
hal_gpio_write( GPIO_TX_BANK, ENABLE_5|ENABLE_33, ENABLE_5|ENABLE_33 );
adf4350_init(dbb);
// Set the freq now to get the one time 10ms delay out of the way.
u2_fxpt_freq_t dc;
dbb->set_freq(dbb, dbb->freq_min, &dc);
return true;
}
bool
wbxng_init_rx(struct db_base *dbb)
{
//struct db_wbxng_dummy *db = (struct db_wbxng_dummy *) dbb;
clocks_enable_rx_dboard(true, 0);
hal_gpio_write( GPIO_RX_BANK, ENABLE_5|ENABLE_33, ENABLE_5|ENABLE_33 );
adf4350_init(dbb);
// test gain
dbb->set_gain(dbb,U2_DOUBLE_TO_FXPT_GAIN(20.0));
// Set the freq now to get the one time 10ms delay out of the way.
u2_fxpt_freq_t dc;
dbb->set_freq(dbb, dbb->freq_min, &dc);
return true;
}
bool
wbxng_set_freq(struct db_base *dbb, u2_fxpt_freq_t freq, u2_fxpt_freq_t *dc)
{
// clamp freq
u2_fxpt_freq_t clamp_freq = max(dbb->freq_min, min(freq, dbb->freq_max));
//printf("Requested LO freq = %u", (uint32_t) ((clamp_freq >> U2_FPF_RP)/1000));
bool ok = adf4350_set_freq(clamp_freq<<1,dbb);
*dc = adf4350_get_freq(dbb)>>1;
return ok;
}
bool
wbxng_set_gain_tx(struct db_base *dbb, u2_fxpt_gain_t gain)
{
struct db_wbxng_dummy *db = (struct db_wbxng_dummy *) dbb;
// clamp gain
//gain = max(db->gain_min, min(gain, db->gain_max));
int offset_q8 = (int)(1.4/3.3*4096*(1<<15));
int range_q15 = (int)(-0.9*4096/3.3*256*128);
int slope_q8 = range_q15/db->base.gain_max;
int dacword = ((slope_q8 * gain) + offset_q8)>>15;
//printf("DACWORD 0x%x\n",dacword);
lsdac_write_tx(0,dacword);
return true;
}
bool
wbxng_set_gain_rx(struct db_base *dbb, u2_fxpt_gain_t gain)
{
struct db_wbxng_dummy *db = (struct db_wbxng_dummy *) dbb;
// clamp gain
//gain = max(db->gain_min, min(gain, db->gain_max));
int iobits = (int) ((~((db->base.gain_max - gain) << 2)) & ATTN_MASK);
//printf("gain %d, gainmax %d, RX_ATTN_MASK = 0x%x, RX_ATTN_WORD = 0x%x\n", gain, db->base.gain_max, (int) (ATTN_MASK), (int) (iobits));
hal_gpio_write( GPIO_RX_BANK, (int) (iobits), ATTN_MASK );
return true;
}
bool
wbxng_set_tx_enable(struct db_base *dbb, bool on)
{
struct db_wbxng_dummy *db = (struct db_wbxng_dummy *) dbb;
// FIXME
return false;
}
bool
wbxng_lock_detect(struct db_base *dbb)
{
struct db_wbxng_dummy *db = (struct db_wbxng_dummy *) dbb;
int pins;
pins = hal_gpio_read( db->base.is_tx ? GPIO_TX_BANK : GPIO_RX_BANK );
if(pins & PLL_LOCK_DETECT)
//printf("Got Locked Status from Synth");
return true;
//printf("Got Unlocked Status from Synth");
return false;
}
|
