usrp/fpga/toplevel/usrp_std/usrp_std.esf


1
2
3
4
5
6
7
8
9
10
11
12
13
14

SIMULATOR_SETTINGS
{
	ESTIMATE_POWER_CONSUMPTION = OFF;
	GLITCH_INTERVAL = 1NS;
	GLITCH_DETECTION = OFF;
	SIMULATION_COVERAGE = ON;
	CHECK_OUTPUTS = OFF;
	SETUP_HOLD_DETECTION = OFF;
	POWER_ESTIMATION_START_TIME = "0 NS";
	ADD_DEFAULT_PINS_TO_SIMULATION_OUTPUT_WAVEFORMS = ON;
	SIMULATION_MODE = TIMING;
	START_TIME = 0NS;
	USE_COMPILER_SETTINGS = usrp_std;
}