path: root/usrp/fpga/megacells/pll_inst.v

pll	pll_inst (
	.inclk0 ( inclk0_sig ),
	.c0 ( c0_sig )
	);