usrp/fpga/Makefile.extra


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143

EXTRA_DIST =                                           \
	gen_makefile_extra.py                          \
	megacells/accum32.bsf                          \
	megacells/accum32.cmp                          \
	megacells/accum32.inc                          \
	megacells/accum32.v                            \
	megacells/accum32_bb.v                         \
	megacells/accum32_inst.v                       \
	megacells/add32.bsf                            \
	megacells/add32.cmp                            \
	megacells/add32.inc                            \
	megacells/add32.v                              \
	megacells/add32_bb.v                           \
	megacells/add32_inst.v                         \
	megacells/addsub16.bsf                         \
	megacells/addsub16.cmp                         \
	megacells/addsub16.inc                         \
	megacells/addsub16.v                           \
	megacells/addsub16_bb.v                        \
	megacells/addsub16_inst.v                      \
	megacells/bustri.bsf                           \
	megacells/bustri.cmp                           \
	megacells/bustri.inc                           \
	megacells/bustri.v                             \
	megacells/bustri_bb.v                          \
	megacells/bustri_inst.v                        \
	megacells/clk_doubler.v                        \
	megacells/clk_doubler_bb.v                     \
	megacells/dspclkpll.v                          \
	megacells/dspclkpll_bb.v                       \
	megacells/fifo_2k.v                            \
	megacells/fifo_2k_bb.v                         \
	megacells/fifo_4k.v                            \
	megacells/fifo_4k_bb.v                         \
	megacells/mylpm_addsub.bsf                     \
	megacells/mylpm_addsub.cmp                     \
	megacells/mylpm_addsub.inc                     \
	megacells/mylpm_addsub.v                       \
	megacells/mylpm_addsub_bb.v                    \
	megacells/mylpm_addsub_inst.v                  \
	megacells/pll.v                                \
	megacells/pll_bb.v                             \
	megacells/pll_inst.v                           \
	megacells/sub32.bsf                            \
	megacells/sub32.cmp                            \
	megacells/sub32.inc                            \
	megacells/sub32.v                              \
	megacells/sub32_bb.v                           \
	megacells/sub32_inst.v                         \
	models/bustri.v                                \
	models/fifo.v                                  \
	models/fifo_1c_1k.v                            \
	models/fifo_1c_2k.v                            \
	models/fifo_1c_4k.v                            \
	models/fifo_1k.v                               \
	models/fifo_2k.v                               \
	models/fifo_4k.v                               \
	models/pll.v                                   \
	models/ssram.v                                 \
	sdr_lib/adc_interface.v                        \
	sdr_lib/bidir_reg.v                            \
	sdr_lib/cic_decim.v                            \
	sdr_lib/cic_int_shifter.v                      \
	sdr_lib/cic_interp.v                           \
	sdr_lib/clk_divider.v                          \
	sdr_lib/cordic.v                               \
	sdr_lib/cordic_stage.v                         \
	sdr_lib/ddc.v                                  \
	sdr_lib/dpram.v                                \
	sdr_lib/duc.v                                  \
	sdr_lib/ext_fifo.v                             \
	sdr_lib/gen_cordic_consts.py                   \
	sdr_lib/gen_sync.v                             \
	sdr_lib/hb/acc.v                               \
	sdr_lib/hb/coeff_ram.v                         \
	sdr_lib/hb/coeff_rom.v                         \
	sdr_lib/hb/halfband_decim.v                    \
	sdr_lib/hb/halfband_interp.v                   \
	sdr_lib/hb/hbd_tb/test_hbd.v                   \
	sdr_lib/hb/mac.v                               \
	sdr_lib/hb/mult.v                              \
	sdr_lib/hb/ram16_2port.v                       \
	sdr_lib/hb/ram16_2sum.v                        \
	sdr_lib/hb/ram32_2sum.v                        \
	sdr_lib/io_pins.v                              \
	sdr_lib/master_control.v                       \
	sdr_lib/master_control_multi.v                 \
	sdr_lib/phase_acc.v                            \
	sdr_lib/ram.v                                  \
	sdr_lib/ram16.v                                \
	sdr_lib/ram32.v                                \
	sdr_lib/ram64.v                                \
	sdr_lib/rssi.v				       \
	sdr_lib/rx_buffer.v                            \
	sdr_lib/rx_chain.v                             \
	sdr_lib/rx_chain_dual.v                        \
	sdr_lib/rx_dcoffset.v                          \
	sdr_lib/serial_io.v                            \
	sdr_lib/setting_reg.v                          \
	sdr_lib/setting_reg_masked.v                   \
	sdr_lib/sign_extend.v                          \
	sdr_lib/strobe_gen.v                           \
	sdr_lib/tx_buffer.v                            \
	sdr_lib/tx_chain.v                             \
	sdr_lib/tx_chain_hb.v                          \
	tb/cbus_tb.v                                   \
	tb/cordic_tb.v                                 \
	tb/decim_tb.v                                  \
	tb/fullchip_tb.v                               \
	tb/interp_tb.v                                 \
	tb/justinterp_tb.v                             \
	tb/usrp_tasks.v                                \
	toplevel/mrfm/biquad_2stage.v                  \
	toplevel/mrfm/biquad_6stage.v                  \
	toplevel/mrfm/mrfm.csf                         \
	toplevel/mrfm/mrfm.esf                         \
	toplevel/mrfm/mrfm.psf                         \
	toplevel/mrfm/mrfm.py                          \
	toplevel/mrfm/mrfm.qpf                         \
	toplevel/mrfm/mrfm.qsf                         \
	toplevel/mrfm/mrfm.v                           \
	toplevel/mrfm/mrfm.vh                          \
	toplevel/mrfm/mrfm_compensator.v               \
	toplevel/mrfm/mrfm_fft.py                      \
	toplevel/mrfm/mrfm_proc.v                      \
	toplevel/mrfm/shifter.v                        \
	toplevel/sizetest/sizetest.csf                 \
	toplevel/sizetest/sizetest.psf                 \
	toplevel/sizetest/sizetest.v                   \
	toplevel/usrp_multi/usrp_multi.csf             \
	toplevel/usrp_multi/usrp_multi.esf             \
	toplevel/usrp_multi/usrp_multi.psf             \
	toplevel/usrp_multi/usrp_multi.qpf             \
	toplevel/usrp_multi/usrp_multi.qsf             \
	toplevel/usrp_multi/usrp_multi.v               \
	toplevel/usrp_multi/config.vh		       \
	toplevel/usrp_std/usrp_std.csf                 \
	toplevel/usrp_std/usrp_std.esf                 \
	toplevel/usrp_std/usrp_std.psf                 \
	toplevel/usrp_std/usrp_std.qpf                 \
	toplevel/usrp_std/usrp_std.qsf                 \
	toplevel/usrp_std/usrp_std.v                   \
	toplevel/usrp_std/config.vh