blob: 7bd32ff596ac43fc6e9c9727b05145e6275ba020 (
plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
278
279
280
281
282
283
284
285
286
287
288
289
290
291
292
293
294
295
296
297
298
299
300
301
302
303
304
305
306
307
308
309
310
311
312
|
DEFAULT_DESIGN_ASSISTANT_SETTINGS
{
HCPY_ALOAD_SIGNALS = OFF;
HCPY_VREF_PINS = OFF;
HCPY_CAT = OFF;
HCPY_ILLEGAL_HC_DEV_PKG = OFF;
ACLK_RULE_IMSZER_ADOMAIN = OFF;
ACLK_RULE_SZER_BTW_ACLK_DOMAIN = OFF;
ACLK_RULE_NO_SZER_ACLK_DOMAIN = OFF;
ACLK_CAT = OFF;
SIGNALRACE_RULE_ASYNCHPIN_SYNCH_CLKPIN = OFF;
SIGNALRACE_CAT = OFF;
NONSYNCHSTRUCT_RULE_LATCH_UNIDENTIFIED = OFF;
NONSYNCHSTRUCT_RULE_SRLATCH = OFF;
NONSYNCHSTRUCT_RULE_DLATCH = OFF;
NONSYNCHSTRUCT_RULE_MULTI_VIBRATOR = OFF;
NONSYNCHSTRUCT_RULE_ILLEGAL_PULSE_GEN = OFF;
NONSYNCHSTRUCT_RULE_RIPPLE_CLK = OFF;
NONSYNCHSTRUCT_RULE_DELAY_CHAIN = OFF;
NONSYNCHSTRUCT_RULE_REG_LOOP = OFF;
NONSYNCHSTRUCT_RULE_COMBLOOP = OFF;
NONSYNCHSTRUCT_CAT = OFF;
NONSYNCHSTRUCT_RULE_COMB_DRIVES_RAM_WE = OFF;
TIMING_RULE_COIN_CLKEDGE = OFF;
TIMING_RULE_SHIFT_REG = OFF;
TIMING_RULE_HIGH_FANOUTS = OFF;
TIMING_CAT = OFF;
RESET_RULE_ALL = OFF;
RESET_RULE_IMSYNCH_ASYNCH_DOMAIN = OFF;
RESET_RULE_UNSYNCH_ASYNCH_DOMAIN = OFF;
RESET_RULE_REG_ASNYCH = OFF;
RESET_RULE_COMB_ASYNCH_RESET = OFF;
RESET_RULE_IMSYNCH_EXRESET = OFF;
RESET_RULE_UNSYNCH_EXRESET = OFF;
RESET_RULE_INPINS_RESETNET = OFF;
RESET_CAT = OFF;
CLK_RULE_ALL = OFF;
CLK_RULE_MIX_EDGES = OFF;
CLK_RULE_CLKNET_CLKSPINES = OFF;
CLK_RULE_INPINS_CLKNET = OFF;
CLK_RULE_GATING_SCHEME = OFF;
CLK_RULE_INV_CLOCK = OFF;
CLK_RULE_COMB_CLOCK = OFF;
CLK_CAT = OFF;
HCPY_EXCEED_USER_IO_USAGE = OFF;
HCPY_EXCEED_RAM_USAGE = OFF;
NONSYNCHSTRUCT_RULE_ASYN_RAM = OFF;
SIGNALRACE_RULE_TRISTATE = OFF;
ASSG_RULE_MISSING_TIMING = OFF;
ASSG_RULE_MISSING_FMAX = OFF;
ASSG_CAT = OFF;
}
SYNTHESIS_FITTING_SETTINGS
{
AUTO_SHIFT_REGISTER_RECOGNITION = ON;
AUTO_DSP_RECOGNITION = ON;
AUTO_RAM_RECOGNITION = ON;
REMOVE_DUPLICATE_LOGIC = ON;
AUTO_TURBO_BIT = ON;
AUTO_MERGE_PLLS = ON;
AUTO_OPEN_DRAIN_PINS = ON;
AUTO_PARALLEL_EXPANDERS = ON;
AUTO_FAST_OUTPUT_ENABLE_REGISTERS = OFF;
AUTO_FAST_OUTPUT_REGISTERS = OFF;
AUTO_FAST_INPUT_REGISTERS = OFF;
AUTO_CASCADE_CHAINS = ON;
AUTO_CARRY_CHAINS = ON;
AUTO_DELAY_CHAINS = ON;
MAX7000_PARALLEL_EXPANDER_CHAIN_LENGTH = 4;
PARALLEL_EXPANDER_CHAIN_LENGTH = 16;
CASCADE_CHAIN_LENGTH = 2;
STRATIX_CARRY_CHAIN_LENGTH = 70;
MERCURY_CARRY_CHAIN_LENGTH = 48;
FLEX10K_CARRY_CHAIN_LENGTH = 32;
FLEX6K_CARRY_CHAIN_LENGTH = 32;
CARRY_CHAIN_LENGTH = 48;
CARRY_OUT_PINS_LCELL_INSERT = ON;
NORMAL_LCELL_INSERT = ON;
AUTO_LCELL_INSERTION = ON;
ALLOW_XOR_GATE_USAGE = ON;
AUTO_PACKED_REGISTERS_STRATIX = NORMAL;
AUTO_PACKED_REGISTERS = OFF;
AUTO_PACKED_REG_CYCLONE = NORMAL;
FLEX10K_OPTIMIZATION_TECHNIQUE = AREA;
FLEX6K_OPTIMIZATION_TECHNIQUE = AREA;
MERCURY_OPTIMIZATION_TECHNIQUE = AREA;
APEX20K_OPTIMIZATION_TECHNIQUE = SPEED;
MAX7000_OPTIMIZATION_TECHNIQUE = SPEED;
STRATIX_OPTIMIZATION_TECHNIQUE = SPEED;
CYCLONE_OPTIMIZATION_TECHNIQUE = AREA;
FLEX10K_TECHNOLOGY_MAPPER = LUT;
FLEX6K_TECHNOLOGY_MAPPER = LUT;
MERCURY_TECHNOLOGY_MAPPER = LUT;
APEX20K_TECHNOLOGY_MAPPER = LUT;
MAX7000_TECHNOLOGY_MAPPER = "PRODUCT TERM";
STRATIX_TECHNOLOGY_MAPPER = LUT;
AUTO_IMPLEMENT_IN_ROM = OFF;
AUTO_GLOBAL_MEMORY_CONTROLS = OFF;
AUTO_GLOBAL_REGISTER_CONTROLS = ON;
AUTO_GLOBAL_OE = ON;
AUTO_GLOBAL_CLOCK = ON;
USE_LPM_FOR_AHDL_OPERATORS = ON;
LIMIT_AHDL_INTEGERS_TO_32_BITS = OFF;
ENABLE_BUS_HOLD_CIRCUITRY = OFF;
WEAK_PULL_UP_RESISTOR = OFF;
TURBO_BIT = ON;
MAX7000_IGNORE_SOFT_BUFFERS = OFF;
IGNORE_SOFT_BUFFERS = ON;
MAX7000_IGNORE_LCELL_BUFFERS = AUTO;
IGNORE_LCELL_BUFFERS = OFF;
IGNORE_ROW_GLOBAL_BUFFERS = OFF;
IGNORE_GLOBAL_BUFFERS = OFF;
IGNORE_CASCADE_BUFFERS = OFF;
IGNORE_CARRY_BUFFERS = OFF;
REMOVE_DUPLICATE_REGISTERS = ON;
REMOVE_REDUNDANT_LOGIC_CELLS = OFF;
ALLOW_POWER_UP_DONT_CARE = ON;
PCI_IO = OFF;
NOT_GATE_PUSH_BACK = ON;
SLOW_SLEW_RATE = OFF;
DSP_BLOCK_BALANCING = AUTO;
STATE_MACHINE_PROCESSING = AUTO;
}
DEFAULT_HARDCOPY_SETTINGS
{
HARDCOPY_EXTERNAL_CLOCK_JITTER = "0.0 NS";
}
DEFAULT_TIMING_REQUIREMENTS
{
INCLUDE_EXTERNAL_PIN_DELAYS_IN_FMAX_CALCULATIONS = OFF;
RUN_ALL_TIMING_ANALYSES = ON;
IGNORE_CLOCK_SETTINGS = OFF;
DEFAULT_HOLD_MULTICYCLE = "SAME AS MULTICYCLE";
CUT_OFF_IO_PIN_FEEDBACK = ON;
CUT_OFF_CLEAR_AND_PRESET_PATHS = ON;
CUT_OFF_READ_DURING_WRITE_PATHS = ON;
CUT_OFF_PATHS_BETWEEN_CLOCK_DOMAINS = ON;
DO_MIN_ANALYSIS = ON;
DO_MIN_TIMING = OFF;
NUMBER_OF_PATHS_TO_REPORT = 200;
NUMBER_OF_DESTINATION_TO_REPORT = 10;
NUMBER_OF_SOURCES_PER_DESTINATION_TO_REPORT = 10;
MAX_SCC_SIZE = 50;
}
HDL_SETTINGS
{
VERILOG_INPUT_VERSION = VERILOG_2001;
ENABLE_IP_DEBUG = OFF;
VHDL_INPUT_VERSION = VHDL93;
VHDL_SHOW_LMF_MAPPING_MESSAGES = OFF;
}
PROJECT_INFO(usrp_sounder)
{
ORIGINAL_QUARTUS_VERSION = 3.0;
PROJECT_CREATION_TIME_DATE = "00:14:04 JULY 13, 2003";
LAST_QUARTUS_VERSION = 3.0;
SHOW_REGISTRATION_MESSAGE = ON;
USER_LIBRARIES = "h:\\gnuradio\\trunk\\usrp\\fpga\\megacells";
}
THIRD_PARTY_EDA_TOOLS(usrp_sounder)
{
EDA_DESIGN_ENTRY_SYNTHESIS_TOOL = "<NONE>";
EDA_SIMULATION_TOOL = "<NONE>";
EDA_TIMING_ANALYSIS_TOOL = "<NONE>";
EDA_BOARD_DESIGN_TOOL = "<NONE>";
EDA_FORMAL_VERIFICATION_TOOL = "<NONE>";
EDA_RESYNTHESIS_TOOL = "<NONE>";
}
EDA_TOOL_SETTINGS(eda_design_synthesis)
{
EDA_INPUT_GND_NAME = GND;
EDA_INPUT_VCC_NAME = VCC;
EDA_SHOW_LMF_MAPPING_MESSAGES = OFF;
EDA_RUN_TOOL_AUTOMATICALLY = OFF;
EDA_INPUT_DATA_FORMAT = EDIF;
EDA_OUTPUT_DATA_FORMAT = NONE;
USE_GENERATED_PHYSICAL_CONSTRAINTS = ON;
RESYNTHESIS_PHYSICAL_SYNTHESIS = NORMAL;
RESYNTHESIS_OPTIMIZATION_EFFORT = NORMAL;
RESYNTHESIS_RETIMING = FULL;
}
EDA_TOOL_SETTINGS(eda_simulation)
{
EDA_INCLUDE_VHDL_CONFIGURATION_DECLARATION = OFF;
EDA_TRUNCATE_LONG_HIERARCHY_PATHS = OFF;
EDA_MAINTAIN_DESIGN_HIERARCHY = OFF;
EDA_WRITE_DEVICE_CONTROL_PORTS = OFF;
EDA_GENERATE_FUNCTIONAL_NETLIST = OFF;
EDA_FLATTEN_BUSES = OFF;
EDA_MAP_ILLEGAL_CHARACTERS = OFF;
EDA_EXCALIBUR_ATOMS_AS_SINGLE_STRIPE = OFF;
EDA_RUN_TOOL_AUTOMATICALLY = OFF;
EDA_OUTPUT_DATA_FORMAT = NONE;
USE_GENERATED_PHYSICAL_CONSTRAINTS = ON;
RESYNTHESIS_PHYSICAL_SYNTHESIS = NORMAL;
RESYNTHESIS_OPTIMIZATION_EFFORT = NORMAL;
RESYNTHESIS_RETIMING = FULL;
}
EDA_TOOL_SETTINGS(eda_timing_analysis)
{
EDA_INCLUDE_VHDL_CONFIGURATION_DECLARATION = OFF;
EDA_TRUNCATE_LONG_HIERARCHY_PATHS = OFF;
EDA_MAINTAIN_DESIGN_HIERARCHY = OFF;
EDA_WRITE_DEVICE_CONTROL_PORTS = OFF;
EDA_GENERATE_FUNCTIONAL_NETLIST = OFF;
EDA_FLATTEN_BUSES = OFF;
EDA_MAP_ILLEGAL_CHARACTERS = OFF;
EDA_EXCALIBUR_ATOMS_AS_SINGLE_STRIPE = OFF;
EDA_RUN_TOOL_AUTOMATICALLY = OFF;
EDA_OUTPUT_DATA_FORMAT = NONE;
EDA_LAUNCH_CMD_LINE_TOOL = OFF;
USE_GENERATED_PHYSICAL_CONSTRAINTS = ON;
RESYNTHESIS_PHYSICAL_SYNTHESIS = NORMAL;
RESYNTHESIS_OPTIMIZATION_EFFORT = NORMAL;
RESYNTHESIS_RETIMING = FULL;
}
EDA_TOOL_SETTINGS(eda_board_design)
{
EDA_INCLUDE_VHDL_CONFIGURATION_DECLARATION = OFF;
EDA_TRUNCATE_LONG_HIERARCHY_PATHS = OFF;
EDA_MAINTAIN_DESIGN_HIERARCHY = OFF;
EDA_WRITE_DEVICE_CONTROL_PORTS = OFF;
EDA_GENERATE_FUNCTIONAL_NETLIST = OFF;
EDA_FLATTEN_BUSES = OFF;
EDA_MAP_ILLEGAL_CHARACTERS = OFF;
EDA_EXCALIBUR_ATOMS_AS_SINGLE_STRIPE = OFF;
EDA_RUN_TOOL_AUTOMATICALLY = OFF;
EDA_OUTPUT_DATA_FORMAT = NONE;
USE_GENERATED_PHYSICAL_CONSTRAINTS = ON;
RESYNTHESIS_PHYSICAL_SYNTHESIS = NORMAL;
RESYNTHESIS_OPTIMIZATION_EFFORT = NORMAL;
RESYNTHESIS_RETIMING = FULL;
}
EDA_TOOL_SETTINGS(eda_formal_verification)
{
EDA_INCLUDE_VHDL_CONFIGURATION_DECLARATION = OFF;
EDA_TRUNCATE_LONG_HIERARCHY_PATHS = OFF;
EDA_MAINTAIN_DESIGN_HIERARCHY = OFF;
EDA_WRITE_DEVICE_CONTROL_PORTS = OFF;
EDA_GENERATE_FUNCTIONAL_NETLIST = OFF;
EDA_FLATTEN_BUSES = OFF;
EDA_MAP_ILLEGAL_CHARACTERS = OFF;
EDA_EXCALIBUR_ATOMS_AS_SINGLE_STRIPE = OFF;
EDA_RUN_TOOL_AUTOMATICALLY = OFF;
EDA_OUTPUT_DATA_FORMAT = NONE;
USE_GENERATED_PHYSICAL_CONSTRAINTS = ON;
RESYNTHESIS_PHYSICAL_SYNTHESIS = NORMAL;
RESYNTHESIS_OPTIMIZATION_EFFORT = NORMAL;
RESYNTHESIS_RETIMING = FULL;
}
EDA_TOOL_SETTINGS(eda_palace)
{
EDA_INCLUDE_VHDL_CONFIGURATION_DECLARATION = OFF;
EDA_TRUNCATE_LONG_HIERARCHY_PATHS = OFF;
EDA_MAINTAIN_DESIGN_HIERARCHY = OFF;
EDA_WRITE_DEVICE_CONTROL_PORTS = OFF;
EDA_GENERATE_FUNCTIONAL_NETLIST = OFF;
EDA_FLATTEN_BUSES = OFF;
EDA_MAP_ILLEGAL_CHARACTERS = OFF;
EDA_EXCALIBUR_ATOMS_AS_SINGLE_STRIPE = OFF;
EDA_RUN_TOOL_AUTOMATICALLY = OFF;
EDA_OUTPUT_DATA_FORMAT = NONE;
RESYNTHESIS_RETIMING = FULL;
RESYNTHESIS_PHYSICAL_SYNTHESIS = NORMAL;
RESYNTHESIS_OPTIMIZATION_EFFORT = NORMAL;
USE_GENERATED_PHYSICAL_CONSTRAINTS = ON;
}
CLOCK(clk_120mhz)
{
FMAX_REQUIREMENT = "120.0 MHz";
INCLUDE_EXTERNAL_PIN_DELAYS_IN_FMAX_CALCULATIONS = OFF;
DUTY_CYCLE = 50;
DIVIDE_BASE_CLOCK_PERIOD_BY = 1;
MULTIPLY_BASE_CLOCK_PERIOD_BY = 1;
INVERT_BASE_CLOCK = OFF;
}
CLOCK(usbclk)
{
FMAX_REQUIREMENT = "48.0 MHz";
INCLUDE_EXTERNAL_PIN_DELAYS_IN_FMAX_CALCULATIONS = OFF;
DUTY_CYCLE = 50;
DIVIDE_BASE_CLOCK_PERIOD_BY = 1;
MULTIPLY_BASE_CLOCK_PERIOD_BY = 1;
INVERT_BASE_CLOCK = OFF;
}
CLOCK(SCLK)
{
FMAX_REQUIREMENT = "1.0 MHz";
INCLUDE_EXTERNAL_PIN_DELAYS_IN_FMAX_CALCULATIONS = OFF;
DUTY_CYCLE = 50;
DIVIDE_BASE_CLOCK_PERIOD_BY = 1;
MULTIPLY_BASE_CLOCK_PERIOD_BY = 1;
INVERT_BASE_CLOCK = OFF;
}
CLOCK(adclk0)
{
FMAX_REQUIREMENT = "60.0 MHz";
INCLUDE_EXTERNAL_PIN_DELAYS_IN_FMAX_CALCULATIONS = OFF;
DUTY_CYCLE = 50;
DIVIDE_BASE_CLOCK_PERIOD_BY = 1;
MULTIPLY_BASE_CLOCK_PERIOD_BY = 1;
INVERT_BASE_CLOCK = OFF;
}
CLOCK(adclk1)
{
FMAX_REQUIREMENT = "60.0 MHz";
INCLUDE_EXTERNAL_PIN_DELAYS_IN_FMAX_CALCULATIONS = OFF;
DUTY_CYCLE = 50;
DIVIDE_BASE_CLOCK_PERIOD_BY = 1;
MULTIPLY_BASE_CLOCK_PERIOD_BY = 1;
INVERT_BASE_CLOCK = OFF;
}
|
