1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94
95
96
97
98
99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
207
208
209
210
211
212
213
214
215
216
217
218
219
220
221
222
223
224
225
226
227
228
229
230
231
232
233
234
235
236
237
238
239
240
241
242
243
244
245
246
247
248
249
250
251
252
253
254
255
256
257
258
259
260
261
262
263
264
265
266
267
268
269
270
271
272
273
274
275
276
277
|
#!/usr/bin/env python
#
# Copyright 2007 Free Software Foundation, Inc.
#
# This file is part of GNU Radio
#
# GNU Radio is free software; you can redistribute it and/or modify
# it under the terms of the GNU General Public License as published by
# the Free Software Foundation; either version 2, or (at your option)
# any later version.
#
# GNU Radio is distributed in the hope that it will be useful,
# but WITHOUT ANY WARRANTY; without even the implied warranty of
# MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
# GNU General Public License for more details.
#
# You should have received a copy of the GNU General Public License
# along with GNU Radio; see the file COPYING. If not, write to
# the Free Software Foundation, Inc., 51 Franklin Street,
# Boston, MA 02110-1301, USA.
#
from gnuradio import gr, usrp
from gnuradio import eng_notation
n2s = eng_notation.num_to_str
#-----------------------------------------------------------------------
# FPGA Register Definitions
#-----------------------------------------------------------------------
FR_RADAR_MODE = usrp.FR_USER_0 # Operational mode
bmFR_RADAR_MODE_RESET = 1 << 0 # bit 0: active high reset
#bmFR_RADAR_MODE_LP = 1 << 1 # bit 1: enable digital loopback
#bmFR_RADAR_MODE_DR = 1 << 2 # bit 2: enable on-board deramping
#bmFR_RADAR_MODE_MD = 1 << 3 # bit 3: enable echo metadata
#bmFR_RADAR_MODE_CHIRPS = 3 << 4 # bit 4,5: number of chirp center frequencies
FR_RADAR_TON = usrp.FR_USER_1 # 16-bit transmitter on time in clocks
FR_RADAR_TSW = usrp.FR_USER_2 # 16-bit transmitter switch time in clocks
FR_RADAR_TLOOK = usrp.FR_USER_3 # 16-bit receiver look time in clocks
FR_RADAR_TIDLE = usrp.FR_USER_4 # 32-bit inter-pulse idle time
FR_RADAR_AMPL = usrp.FR_USER_5 # 16-bit pulse amplitude (2s complement) into CORDIC
FR_RADAR_FSTART = usrp.FR_USER_6 # 32-bit FTW for chirp start frequency
FR_RADAR_FINCR = usrp.FR_USER_7 # 32-bit FTW increment per transmit clock
# These are for phase II development
#FR_RADAR_FREQ1N = usrp.FR_USER_8 # 24-bit N register for chirp #1
#FR_RADAR_FREQ1R = usrp.FR_USER_9 # 24-bit R register for chirp #1
#FR_RADAR_FREQ1C = usrp.FR_USER_10 # 24-bit control register for chirp #1
#FR_RADAR_FREQ2N = usrp.FR_USER_11 # 24-bit N register for chirp #2
#FR_RADAR_FREQ2R = usrp.FR_USER_12 # 24-bit R register for chirp #2
#FR_RADAR_FREQ2C = usrp.FR_USER_13 # 24-bit control register for chirp #2
#FR_RADAR_FREQ3N = usrp.FR_USER_14 # 24-bit N register for chirp #3
#FR_RADAR_FREQ3R = usrp.FR_USER_15 # 24-bit R register for chirp #3
#FR_RADAR_FREQ3C = usrp.FR_USER_16 # 24-bit control register for chirp #3
#FR_RADAR_FREQ4N = usrp.FR_USER_17 # 24-bit N register for chirp #4
#FR_RADAR_FREQ4R = usrp.FR_USER_18 # 24-bit R register for chirp #4
#FR_RADAR_FREQ4C = usrp.FR_USER_19 # 24-bit control register for chirp #4
#-----------------------------------------------------------------------
# Transmitter object. Uses usrp_sink, but only for a handle to the
# FPGA registers.
#-----------------------------------------------------------------------
class radar_tx:
def __init__(self, verbose=False, debug=False):
self._verbose = verbose
self._debug = debug
self._u = usrp.sink_s(fpga_filename='usrp_radar_mono.rbf')
self._subdev_spec = (0,0); # FPGA code only implements side A
self._subdev = usrp.selected_subdev(self._u, self._subdev_spec)
if hasattr(self._subdev, 'set_lo_offset'):
self._subdev.set_lo_offset(0)
self._ton_ticks = 0
self._tsw_ticks = 0
self._tlook_ticks = 0
self._tidle_ticks = 0
if self._verbose:
print "Using", self._subdev.name(), "for radar transmitter."
def set_ton(self, ton):
self._ton_ticks = 2*(int(ton*64e6)/2)-1 # Even number, then subtract 1
if self._verbose:
print "Setting pulse on time to", ton, " sec ("+`self._ton_ticks+1`+" ticks)"
self._u._write_fpga_reg(FR_RADAR_TON, self._ton_ticks)
def set_tsw(self, tsw):
self._tsw_ticks = 2*(int(tsw*64e6)/2)-1 # Even number, then subtract 1
if self._verbose:
print "Setting pulse switching time to", tsw, " sec ("+`self._tsw_ticks+1`+" ticks)"
self._u._write_fpga_reg(FR_RADAR_TSW, self._tsw_ticks)
def set_tlook(self, tlook):
self._tlook_ticks = 2*(int(tlook*64e6)/2)-1 # Even number, then subtract 1
if self._verbose:
print "Setting receiver look time to", tlook, " sec ("+`self._tlook_ticks+1`+" ticks)"
self._u._write_fpga_reg(FR_RADAR_TLOOK, self._tlook_ticks)
def set_prf(self, prf):
period = 2*int(32e6/prf)
self._tidle_ticks = period-(self._ton_ticks+self._tsw_ticks+self._tlook_ticks+3)-1
if self._verbose:
print "Setting PRF to", prf, "Hz ("+`self._tidle_ticks+1`+" ticks idle time)"
self._u._write_fpga_reg(FR_RADAR_TIDLE, self._tidle_ticks)
def set_amplitude(self, ampl):
self._amplitude = int(ampl*9946/100.0) # CORDIC gain correction
if self._debug:
print "Writing amplitude register with:", hex(self._amplitude)
self._u._write_fpga_reg(FR_RADAR_AMPL, self._amplitude)
def set_freq(self, center_freq, chirp_width):
self._center_freq = center_freq
self._chirp_width = chirp_width
self._fstart = -int((chirp_width/2)*(2**32)/32e6)
self._fincr = int((chirp_width/16e6)*(2**32)/(self._ton_ticks+1))
if self._verbose:
print "Setting transmitter center frequency to", n2s(center_freq)
print "Setting chirp width to", n2s(chirp_width), "Hz "+"("+hex(self._fstart)+", "+hex(self._fincr)+")"
result = self._u.tune(0, self._subdev, center_freq)
if result == False:
raise RuntimeError("Failed to set transmitter frequency.")
self._u._write_fpga_reg(FR_RADAR_FSTART, self._fstart)
self._u._write_fpga_reg(FR_RADAR_FINCR, self._fincr)
def start(self):
self._u.start()
self._subdev.set_enable(True)
def stop(self):
self._subdev.set_enable(False)
self._u.stop()
#-----------------------------------------------------------------------
# Receiver object. Uses usrp_source_c to receive echo records.
# NOT IMPLEMENTED YET
#-----------------------------------------------------------------------
"""
class radar_rx:
def __init__(self,gain=None,msgq=None,loopback=False,verbose=False,debug=False):
self._gain = gain
self._msgq = msgq
self._loopback = loopback
self._verbose = verbose
self._debug = debug
self._fg = gr.flow_graph()
self._u = usrp.source_c(fpga_filename='usrp_radar.rbf')
if not self._loopback:
self._subdev_spec = (0,0) # FPGA only implements side A
self._u.set_mux(usrp.determine_rx_mux_value(self._u, self._subdev_spec))
self._subdev = usrp.selected_subdev(self._u, self._subdev_spec)
if self._verbose:
print "Using", self._subdev.name(), "for radar receiver."
self.set_gain(self._gain)
# need to compute length here
self._vblen = gr.sizeof_gr_complex*self._length
if self._debug:
print "Generating echo vectors of length", self._length, "byte length", self._vblen
self._s2v = gr.stream_to_vector(gr.sizeof_gr_complex, self._length)
self._sink = gr.message_sink(self._vblen, self._msgq, True)
self._fg.connect(self._u, self._s2v, self._sink)
def tune(self, frequency):
if self._verbose:
print "Setting receiver frequency to", n2s(frequency)
result = self._u.tune(0, self._subdev, frequency)
if result == False:
raise RuntimeError("Failed to set receiver frequency.")
def set_gain(self, gain):
self._gain = gain
if self._loopback:
return
if self._gain is None:
# if no gain was specified, use the mid-point in dB
g = self._subdev.gain_range()
self._gain = float(g[0]+g[1])/2
if self._verbose:
print "Setting receiver gain to", gain
self._subdev.set_gain(self._gain)
def start(self):
if self._debug:
print "Starting receiver flow graph."
self._fg.start()
def wait(self):
if self._debug:
print "Waiting for threads..."
self._fg.wait()
def stop(self):
if self._debug:
print "Stopping receiver flow graph."
self._fg.stop()
self.wait()
if self._debug:
print "Receiver flow graph stopped."
"""
class radar:
def __init__(self,msgq=None,verbose=False,debug=False):
self._msgq = msgq
self._verbose = verbose
self._debug = debug
self._mode = 0
self._trans = radar_tx(verbose=self._verbose, debug=self._debug)
self.set_reset(True)
def _write_mode(self):
if self._debug:
print "Writing mode register with:", hex(self._mode)
self._trans._u._write_fpga_reg(FR_RADAR_MODE, self._mode)
def set_reset(self, value):
if value:
if self._debug:
print "Asserting reset."
self._mode |= bmFR_RADAR_MODE_RESET
else:
if self._debug:
print "De-asserting reset."
self._mode &= ~bmFR_RADAR_MODE_RESET
self._write_mode()
"""
def set_loopback(self, value):
if value:
if self._verbose:
print "Enabling digital loopback."
self._mode |= bmFR_RADAR_MODE_LP
else:
if self._verbose:
print "Disabling digital loopback."
self._mode &= ~bmFR_RADAR_MODE_LP
self._write_mode()
"""
def set_ton(self, ton):
self._trans.set_ton(ton)
def set_tsw(self, tsw):
self._trans.set_tsw(tsw)
def set_tlook(self, tlook):
self._trans.set_tlook(tlook)
def set_prf(self, prf):
self._trans.set_prf(prf)
def set_amplitude(self, ampl):
self._trans.set_amplitude(ampl)
def set_freq(self, center_freq, chirp_width):
self._trans.set_freq(center_freq, chirp_width)
# set receiver center frequency
def start(self):
self._trans.start()
self.set_reset(False)
def stop(self):
self.set_reset(True)
self._trans.stop()
def __del__(self):
self.stop()
|
