1 files changed, 58 insertions, 0 deletions
diff --git a/usrp-hw/sym/generated/adf4360-DIG.src b/usrp-hw/sym/generated/adf4360-DIG.src
new file mode 100644
index 000000000..001a86fd2
--- /dev/null
+++ b/usrp-hw/sym/generated/adf4360-DIG.src
@@ -0,0 +1,58 @@
+# This is the template file for creating symbols with tragesym
+# every line starting with '#' is a comment line.
+
+[options]
+# rotate_labels rotates the pintext of top and bottom pins
+# wordswap swaps labels if the pin is on the right side an looks like this:
+# "PB1 (CLK)"
+wordswap=yes
+rotate_labels=no
+sort_labels=yes
+generate_pinseq=yes
+sym_width=1400
+pinwidthvertikal=400
+pinwidthhorizontal=400
+
+[geda_attr]
+# name will be printed in the top of the symbol
+# if you have a device with slots, you'll have to use slot= and slotdef=
+# use comment= if there are special information you want to add
+version=20030525
+name=ADF4360-DIG
+device=ADF4360
+refdes=U?
+footprint=CP-24
+description=Family of VCO/PLL Combo chips
+documentation=http://www.analog.com
+author=mettus
+numslots=0
+#slot=1
+#slotdef=1:
+#slotdef=2:
+#slotdef=3:
+#slotdef=4:
+comment=ADF4360-1 through -7
+comment=Part 2 of 3
+#comment=
+
+[pins]
+# tabseparated list of pin descriptions
+# pinnr is the physical number of the pin
+# seq is the pinseq= attribute, leave it blank if it doesn't matter
+# type can be (in, out, io, oc, oe, pas, tp, tri, clk, pwr)
+# style can be (line,dot,clk,dotclk,none). none if only want to add a net
+# posit. can be (l,r,t,b) or empty for nets
+# net specifies the name of the Vcc or GND name
+# label represents the pinlabel. 
+#	negation lines can be added with _Q_ 
+#	if you want to add a "_" or "\" use "\_" and "\\" as escape sequences
+#-----------------------------------------------------
+#pinnr	seq	type	style	posit.	net	label	
+#-----------------------------------------------------
+17		clk	line	l		CLK
+18		in	line	l		DATA
+19		in	line	l		LE
+20		out	line	r		MUXOUT
+23		in	line	l		CE
+
+