summaryrefslogtreecommitdiff
path: root/usrp/host/lib/db_wbxng_adf4350_regs.h
diff options
context:
space:
mode:
authorJohnathan Corgan2009-10-06 17:50:59 -0700
committerJohnathan Corgan2009-10-06 17:50:59 -0700
commit69caa7dce5a58b39614b1aba99c2dd71b38af322 (patch)
tree7573d9e00e30b540be1a27af892412fca528235f /usrp/host/lib/db_wbxng_adf4350_regs.h
parentbf0bbd9daf5360b5d1fb5f36dcb968d6bcd0fd60 (diff)
downloadgnuradio-69caa7dce5a58b39614b1aba99c2dd71b38af322.tar.gz
gnuradio-69caa7dce5a58b39614b1aba99c2dd71b38af322.tar.bz2
gnuradio-69caa7dce5a58b39614b1aba99c2dd71b38af322.zip
Clean up for work-in-progress
Copyright updates Trailing whitespace cleanup Move private headers out of install Use standard include guards Code cleanup
Diffstat (limited to 'usrp/host/lib/db_wbxng_adf4350_regs.h')
-rw-r--r--usrp/host/lib/db_wbxng_adf4350_regs.h64
1 files changed, 64 insertions, 0 deletions
diff --git a/usrp/host/lib/db_wbxng_adf4350_regs.h b/usrp/host/lib/db_wbxng_adf4350_regs.h
new file mode 100644
index 000000000..dc941ee87
--- /dev/null
+++ b/usrp/host/lib/db_wbxng_adf4350_regs.h
@@ -0,0 +1,64 @@
+/*
+ * Copyright 2009 Ettus Research LLC
+ */
+
+#ifndef ADF4350_REGS_H
+#define ADF4350_REGS_H
+
+#include <usrp/db_base.h>
+#include <stdint.h>
+
+class adf4350;
+
+class adf4350_regs
+{
+public:
+ adf4350_regs(adf4350* _adf4350);
+ ~adf4350_regs();
+
+ adf4350* d_adf4350;
+
+ uint32_t _reg_shift(uint32_t data, uint32_t shift);
+ void _load_register(uint8_t addr);
+
+ /* reg 0 */
+ uint16_t d_int;
+ uint16_t d_frac;
+ /* reg 1 */
+ static const uint8_t s_prescaler;
+ static const uint16_t s_phase;
+ uint16_t d_mod;
+ /* reg 2 */
+ static const uint8_t s_low_noise_and_low_spur_modes;
+ static const uint8_t s_muxout;
+ static const uint8_t s_reference_doubler;
+ static const uint8_t s_rdiv2;
+ uint16_t d_10_bit_r_counter;
+ static const uint8_t s_double_buff;
+ static const uint8_t s_charge_pump_setting;
+ static const uint8_t s_ldf;
+ static const uint8_t s_ldp;
+ static const uint8_t s_pd_polarity;
+ static const uint8_t s_power_down;
+ static const uint8_t s_cp_three_state;
+ static const uint8_t s_counter_reset;
+ /* reg 3 */
+ static const uint8_t s_csr;
+ static const uint8_t s_clk_div_mode;
+ static const uint16_t s_12_bit_clock_divider_value;
+ /* reg 4 */
+ static const uint8_t s_feedback_select;
+ uint8_t d_divider_select;
+ uint8_t d_8_bit_band_select_clock_divider_value;
+ static const uint8_t s_vco_power_down;
+ static const uint8_t s_mtld;
+ static const uint8_t s_aux_output_select;
+ static const uint8_t s_aux_output_enable;
+ static const uint8_t s_aux_output_power;
+ static const uint8_t s_rf_output_enable;
+ static const uint8_t s_output_power;
+ /* reg 5 */
+ static const uint8_t s_ld_pin_mode;
+};
+
+#endif /* ADF4350_REGS_H */