summaryrefslogtreecommitdiff
path: root/usrp/fpga/sdr_lib
diff options
context:
space:
mode:
authorjcorgan2007-05-02 15:50:56 +0000
committerjcorgan2007-05-02 15:50:56 +0000
commit11376fc8fc7ae1b67dd019f2c111aa0c3e8faab3 (patch)
tree72b166e0bce2c62f4befe14e64d7cea23a72b1f3 /usrp/fpga/sdr_lib
parenta7fff42defe9c48fb5fba92065d9cc187c25667a (diff)
downloadgnuradio-11376fc8fc7ae1b67dd019f2c111aa0c3e8faab3.tar.gz
gnuradio-11376fc8fc7ae1b67dd019f2c111aa0c3e8faab3.tar.bz2
gnuradio-11376fc8fc7ae1b67dd019f2c111aa0c3e8faab3.zip
Merged r5203:5204 from developer branch jcorgan/atr. Fixed ATR delay enable and reduced delay width to 12 bits.
git-svn-id: http://gnuradio.org/svn/gnuradio/trunk@5228 221aa14e-8319-0410-a670-987f0aec2ac5
Diffstat (limited to 'usrp/fpga/sdr_lib')
-rw-r--r--usrp/fpga/sdr_lib/atr_delay.v8
-rw-r--r--usrp/fpga/sdr_lib/master_control.v4
2 files changed, 6 insertions, 6 deletions
diff --git a/usrp/fpga/sdr_lib/atr_delay.v b/usrp/fpga/sdr_lib/atr_delay.v
index a832421a1..bbba9e291 100644
--- a/usrp/fpga/sdr_lib/atr_delay.v
+++ b/usrp/fpga/sdr_lib/atr_delay.v
@@ -24,12 +24,12 @@ module atr_delay(clk_i,rst_i,ena_i,tx_empty_i,tx_delay_i,rx_delay_i,atr_tx_o);
input rst_i;
input ena_i;
input tx_empty_i;
- input [31:0] tx_delay_i;
- input [31:0] rx_delay_i;
+ input [11:0] tx_delay_i;
+ input [11:0] rx_delay_i;
output atr_tx_o;
reg [3:0] state;
- reg [31:0] count;
+ reg [11:0] count;
`define ST_RX_DELAY 4'b0001
`define ST_RX 4'b0010
@@ -40,7 +40,7 @@ module atr_delay(clk_i,rst_i,ena_i,tx_empty_i,tx_delay_i,rx_delay_i,atr_tx_o);
if (rst_i | ~ena_i)
begin
state <= `ST_RX;
- count <= 0;
+ count <= 12'b0;
end
else
case (state)
diff --git a/usrp/fpga/sdr_lib/master_control.v b/usrp/fpga/sdr_lib/master_control.v
index 6befc4dfd..3bce55f23 100644
--- a/usrp/fpga/sdr_lib/master_control.v
+++ b/usrp/fpga/sdr_lib/master_control.v
@@ -114,7 +114,7 @@ module master_control
wire transmit_now;
wire atr_ctl;
- wire [31:0] atr_tx_delay, atr_rx_delay;
+ wire [11:0] atr_tx_delay, atr_rx_delay;
wire [15:0] atr_mask_0, atr_txval_0, atr_rxval_0, atr_mask_1, atr_txval_1, atr_rxval_1, atr_mask_2, atr_txval_2, atr_rxval_2, atr_mask_3, atr_txval_3, atr_rxval_3;
setting_reg #(`FR_ATR_MASK_0) sr_atr_mask_0(.clock(master_clk),.reset(1'b0),.strobe(serial_strobe),.addr(serial_addr),.in(serial_data),.out(atr_mask_0));
@@ -139,7 +139,7 @@ module master_control
assign atr_ctl = 1'b1;
- atr_delay atr_delay(.clk_i(master_clk),.rst_i(tx_dsp_reset),.ena_i(atr_ctl & enable_tx),.tx_empty_i(tx_empty),
+ atr_delay atr_delay(.clk_i(master_clk),.rst_i(tx_dsp_reset),.ena_i(atr_ctl),.tx_empty_i(tx_empty),
.tx_delay_i(atr_tx_delay),.rx_delay_i(atr_rx_delay),.atr_tx_o(transmit_now));
wire [15:0] atr_selected_0 = transmit_now ? atr_txval_0 : atr_rxval_0;