summaryrefslogtreecommitdiff
path: root/usrp/fpga/megacells/fifo_4kx16_dc.cmp
diff options
context:
space:
mode:
authoreb2007-09-13 23:21:41 +0000
committereb2007-09-13 23:21:41 +0000
commit4e7d048aeb80f95b19cebed9d76b79e6cbe64a9a (patch)
tree71eb3edd8fe57d5701ccf3aa7bf624a76e8d1ec9 /usrp/fpga/megacells/fifo_4kx16_dc.cmp
parent6006b92a287fa5a23bcb7905f6f854d9c9dd4462 (diff)
downloadgnuradio-4e7d048aeb80f95b19cebed9d76b79e6cbe64a9a.tar.gz
gnuradio-4e7d048aeb80f95b19cebed9d76b79e6cbe64a9a.tar.bz2
gnuradio-4e7d048aeb80f95b19cebed9d76b79e6cbe64a9a.zip
Merged r6329:6428 of features/inband-usb + distcheck fixes into trunk.
git-svn-id: http://gnuradio.org/svn/gnuradio/trunk@6429 221aa14e-8319-0410-a670-987f0aec2ac5
Diffstat (limited to 'usrp/fpga/megacells/fifo_4kx16_dc.cmp')
-rwxr-xr-xusrp/fpga/megacells/fifo_4kx16_dc.cmp31
1 files changed, 31 insertions, 0 deletions
diff --git a/usrp/fpga/megacells/fifo_4kx16_dc.cmp b/usrp/fpga/megacells/fifo_4kx16_dc.cmp
new file mode 100755
index 000000000..356de4d62
--- /dev/null
+++ b/usrp/fpga/megacells/fifo_4kx16_dc.cmp
@@ -0,0 +1,31 @@
+--Copyright (C) 1991-2006 Altera Corporation
+--Your use of Altera Corporation's design tools, logic functions
+--and other software and tools, and its AMPP partner logic
+--functions, and any output files any of the foregoing
+--(including device programming or simulation files), and any
+--associated documentation or information are expressly subject
+--to the terms and conditions of the Altera Program License
+--Subscription Agreement, Altera MegaCore Function License
+--Agreement, or other applicable license agreement, including,
+--without limitation, that your use is for the sole purpose of
+--programming logic devices manufactured by Altera and sold by
+--Altera or its authorized distributors. Please refer to the
+--applicable agreement for further details.
+
+
+component fifo_4kx16_dc
+ PORT
+ (
+ aclr : IN STD_LOGIC := '0';
+ data : IN STD_LOGIC_VECTOR (15 DOWNTO 0);
+ rdclk : IN STD_LOGIC ;
+ rdreq : IN STD_LOGIC ;
+ wrclk : IN STD_LOGIC ;
+ wrreq : IN STD_LOGIC ;
+ q : OUT STD_LOGIC_VECTOR (15 DOWNTO 0);
+ rdempty : OUT STD_LOGIC ;
+ rdusedw : OUT STD_LOGIC_VECTOR (11 DOWNTO 0);
+ wrfull : OUT STD_LOGIC ;
+ wrusedw : OUT STD_LOGIC_VECTOR (11 DOWNTO 0)
+ );
+end component;