testsuite/vests/vhdl-93/clifton-labs/compliant/functional/objects/signals/assignments/simple-integer-assign.vhdl


1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23

entity test_bench is
end test_bench;

architecture only of test_bench is
  signal sig : integer := 0;
begin  -- only
  p: process
  begin  -- process p
    sig <= 1;
    wait for 1 fs;
    assert sig = 1 report "TEST FAILED" severity FAILURE;
    report "TEST PASSED" severity NOTE;
    wait;
  end process p;

  r: process (sig)
  begin  -- process r
    if sig'event then
      report "Event on sig, new value = " & integer'image( sig );
    end if;
  end process r;
    
end only;