summaryrefslogtreecommitdiff
path: root/testsuite/vests/vhdl-93/billowitch/non_compliant/analyzer_failure/tc1759.vhd
blob: c588d748c2878fb1e719ce30c958c9cabc340f2d (plain)
1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57

-- Copyright (C) 2001 Bill Billowitch.

-- Some of the work to develop this test suite was done with Air Force
-- support.  The Air Force and Bill Billowitch assume no
-- responsibilities for this software.

-- This file is part of VESTs (Vhdl tESTs).

-- VESTs is free software; you can redistribute it and/or modify it
-- under the terms of the GNU General Public License as published by the
-- Free Software Foundation; either version 2 of the License, or (at
-- your option) any later version. 

-- VESTs is distributed in the hope that it will be useful, but WITHOUT
-- ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
-- FITNESS FOR A PARTICULAR PURPOSE.  See the GNU General Public License
-- for more details. 

-- You should have received a copy of the GNU General Public License
-- along with VESTs; if not, write to the Free Software Foundation,
-- Inc., 59 Temple Place, Suite 330, Boston, MA  02111-1307  USA 

-- ---------------------------------------------------------------------
--
-- $Id: tc1759.vhd,v 1.2 2001-10-26 16:30:12 paw Exp $
-- $Revision: 1.2 $
--
-- ---------------------------------------------------------------------

ENTITY c09s05b01x00p03n01i01759ent IS
  generic (g1: integer := 12);
  port (
    input1: in  bit ;
    input2: in  bit ;
    clk   : in  boolean;
    output: out bit);
END c09s05b01x00p03n01i01759ent;

ARCHITECTURE c09s05b01x00p03n01i01759arch OF c09s05b01x00p03n01i01759ent IS
  signal local    : boolean;
  signal local1    : boolean;
BEGIN
  local1 <=    not (clk)    when local    = true    else
               not (local)    when clk    = false else
               clk       when local    = false else
               local       when clk    = true    else
               not (clk) or not (local) when clk = true; -- Failure_here
  TESTING: PROCESS
  BEGIN
    assert FALSE 
      report "***FAILED TEST: c09s05b01x00p03n01i01759 - A conditional signal assignment can not end with a condition."
      severity ERROR;
    wait;
  END PROCESS TESTING;

END c09s05b01x00p03n01i01759arch;